|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Source Digital Players and Recorders: CD , SACD , Tape, Memory Card, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
diyAudio Member
Join Date: Feb 2003
Location: singapore
|
would it be an improvement to reclock as well the data line of my non-os dac or just leave it alone?
Toni. |
|
|
|
|
#2 | |
|
diyAudio Member
Join Date: Dec 2001
Location: Eindhoven
|
Quote:
We did that in our oversampling DAC (PCM63K based), and it made a minor improvement. The result will depend on the DAC chip used. Which one do you use ? We actually setup a listening test where we could choose which line to reclock or not. That was about 6 years ago I'd say go for it |
|
|
|
|
|
#3 |
|
diyAudio Member
Join Date: Feb 2003
Location: singapore
|
Chips used were cs8412 with Tda1543.
Thanks. |
|
|
|
|
#4 | |
|
diyAudio Member
Join Date: Dec 2001
Location: Eindhoven
|
Quote:
Hi Could have guessed that.... No experience with 1543, but just give it a try Inspiration can be found here http://members.chello.nl/~m.heijlige...tml/dactop.htm go to technical overview and then schematics succes |
|
|
|
|
|
#5 |
|
diyAudio Member
Join Date: Feb 2003
Location: singapore
|
Are 74hc74 good enough for the assyn. reclocking?
|
|
|
|
|
#6 | |
|
diyAudio Member
Join Date: Dec 2001
Location: Eindhoven
|
Quote:
Hi depends on the clock frequency |
|
|
|
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| ALTEC Line & Bridging Transformer Data?? | bear | Tubes / Valves | 1 | 3rd July 2005 07:43 PM |
| Inverting data line ? | Bernhard | Digital Source | 2 | 16th May 2005 04:30 PM |
| External reclocking and error due unequal input data and clk freq. | andy2 | Digital Source | 8 | 3rd April 2005 03:51 PM |
| Reclocking the SPDIF line | Tieftoener | Digital Source | 38 | 31st October 2003 09:51 AM |
| Data over Power Line AND Interference | jackinnj | Everything Else | 1 | 21st June 2003 01:29 PM |
| New To Site? | Need Help? |
| Page generated in 0.08582 seconds (70.62% PHP - 29.38% MySQL) with 10 queries |