clock division for LRclock and bitclock

Mark Hathaway · 29th January 2005, 12:47 PM

I've searched and searched, but cannot come up with many relevant posts.

Using an ad1896 in slave mode for 192khz operation. One needs to derive LRclock and bitclock from the local masterclock.

I've used a pair of 74AC161 dividers, and also tried a 74HC4040. I gather these are not the low jitter solutions I'm looking for.

I can easily see how using a 74lvc1g79 or similar picogate d type flip flop to obtain our divide by 2, but I need help/a shove in the right direction to obtain 192khz from the 24.576mhz.

Thanks for any help,

Mark

Bricolo · 29th January 2005, 01:46 PM

divide by 128, 2^7
so, a 8 bit counter or FF in series

but I'm not sure that many FF will result in less jitter than one IC counter

rfbrw · 29th January 2005, 02:38 PM

With Fs at 192K, BCLK at 64Fs and MCLK at 24.576MHz, two 74HC163 will suffice. BCLK is MCLK/2 and Fs is MCLK/128. The first 163 will have outputs of /2, /4, /8 and /16 and the second /32, /64, /128 and /256.

Mark Hathaway · 30th January 2005, 02:58 AM

has anyone tried any of the onsemi clock dividers?

http://www.onsemi.com/site/products/...00.html?id=203

Possible 2 of the MC10EP139? (there are 7 pages of division chips there!)I can just solder the qfn package
3ghz max clock speed. random jitter rms of <2ps

failing an on semi clock divider, a 74lvc163 is looking good

Mark

tallica · 5th October 2008, 11:35 PM

Hello, could someone look at this schematic? I hope it's ok.

gmarsh · 6th October 2008, 06:14 PM

Use both halves of a 74xx393 gate. This will give you 64Fs or 32Fs (for 32 bit and 16 bit audio output) and 1Fs.

If you're worried about jitter on these lines, you can retime these outputs using a 74xx74.

gmarsh · 6th October 2008, 06:19 PM

Also, I'd give the AD1896 its own MCLK clock - 25MHz or 27MHz.

Reason being the '1896 will only accept a sample rate as high as 128*MCLK. If your onboard oscillator is dead accurate at 24.576MHz, and someone plugs in a 192KHz signal source that's just a few ppm higher, the AD1896 won't lock onto it.

25MHz lets you handle a 195KHz input sample rate, which is well outside what any "ordinary" 192KHz source could provide. 27MHz allows a 210KHz input.

tallica · 6th October 2008, 06:58 PM

Thanks for reply. Datasheet says: "The master clock has to be at least 138 times greater han the maximum input or output sample rate." So I will need two clocks ~27MHz for MCLK and 24,567MHz for BCLK/LRCLK. Isn't it a problem? I mean... putting two oscillators for one chip? I was thinking about using PLL1708.

tallica · 6th October 2008, 09:45 PM

OK, I've recreated schematic. What kind of chips should I use? 74VHC393/74VHC74?

gmarsh · 7th October 2008, 01:58 AM

The /16 output of one half of the '393 has to feed the CLK input of the second half of the '393.

VHC is a good logic family, and the AHC family from TI is good also.

29th January 2005, 12:47 PM	#1
Mark Hathaway diyAudio Member Join Date: May 2002 Location: Melbourne, Australia	clock division for LRclock and bitclock I've searched and searched, but cannot come up with many relevant posts. Using an ad1896 in slave mode for 192khz operation. One needs to derive LRclock and bitclock from the local masterclock. I've used a pair of 74AC161 dividers, and also tried a 74HC4040. I gather these are not the low jitter solutions I'm looking for. I can easily see how using a 74lvc1g79 or similar picogate d type flip flop to obtain our divide by 2, but I need help/a shove in the right direction to obtain 192khz from the 24.576mhz. Thanks for any help, Mark

29th January 2005, 01:46 PM	#2
Bricolo diyAudio Member Join Date: Nov 2002 Location: Grenoble, FR	divide by 128, 2^7 so, a 8 bit counter or FF in series but I'm not sure that many FF will result in less jitter than one IC counter __________________ Just remember: in theory there's no difference between theory and practice. But in practice it usually is quite a bit difference... Bob Pease

Thread Tools	Search this Thread
Show Printable Version Email this Page	Search this Thread: Advanced Search

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Tymphany Corporation Premium Audio Video Division acquired by management	tommak	Multi-Way	1	8th January 2009 03:59 PM
CS8412, PMD100, PCM63, onboard clock + [word] clock output implementation	stolbovoy	Digital Source	7	3rd December 2004 07:18 PM
Audiocom clock vs. LC Audio clock	KevinLee	Digital Source	22	26th July 2004 01:29 PM
mid/tweet power division ?	RobWells	Multi-Way	3	22nd September 2003 08:56 AM
Kwak clock versus Tent clock	rbroer	Digital Source	22	21st September 2003 01:20 PM

New To Site?	Need Help?
Register to Participate Search Privacy Statement Contact Us	Frequently Asked Questions Did you forget your password? Mark Forums Read


	Please consider donating to help us continue to serve you. Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving

29th January 2005, 02:38 PM	#3
rfbrw diyAudio Member Join Date: Oct 2001 Location: .	With Fs at 192K, BCLK at 64Fs and MCLK at 24.576MHz, two 74HC163 will suffice. BCLK is MCLK/2 and Fs is MCLK/128. The first 163 will have outputs of /2, /4, /8 and /16 and the second /32, /64, /128 and /256.

30th January 2005, 02:58 AM	#4
Mark Hathaway diyAudio Member Join Date: May 2002 Location: Melbourne, Australia	has anyone tried any of the onsemi clock dividers? http://www.onsemi.com/site/products/...00.html?id=203 Possible 2 of the MC10EP139? (there are 7 pages of division chips there!)I can just solder the qfn package 3ghz max clock speed. random jitter rms of <2ps failing an on semi clock divider, a 74lvc163 is looking good Mark

6th October 2008, 06:14 PM	#6
gmarsh diyAudio Member Join Date: Apr 2004 Location: Halifax, NS, Canada	Use both halves of a 74xx393 gate. This will give you 64Fs or 32Fs (for 32 bit and 16 bit audio output) and 1Fs. If you're worried about jitter on these lines, you can retime these outputs using a 74xx74.

6th October 2008, 06:19 PM	#7
gmarsh diyAudio Member Join Date: Apr 2004 Location: Halifax, NS, Canada	Also, I'd give the AD1896 its own MCLK clock - 25MHz or 27MHz. Reason being the '1896 will only accept a sample rate as high as 128*MCLK. If your onboard oscillator is dead accurate at 24.576MHz, and someone plugs in a 192KHz signal source that's just a few ppm higher, the AD1896 won't lock onto it. 25MHz lets you handle a 195KHz input sample rate, which is well outside what any "ordinary" 192KHz source could provide. 27MHz allows a 210KHz input.

6th October 2008, 06:58 PM	#8
tallica diyAudio Member Join Date: Mar 2006 Location: Lublin	Thanks for reply. Datasheet says: "The master clock has to be at least 138 times greater han the maximum input or output sample rate." So I will need two clocks ~27MHz for MCLK and 24,567MHz for BCLK/LRCLK. Isn't it a problem? I mean... putting two oscillators for one chip? I was thinking about using PLL1708.

7th October 2008, 01:58 AM	#10
gmarsh diyAudio Member Join Date: Apr 2004 Location: Halifax, NS, Canada	The /16 output of one half of the '393 has to feed the CLK input of the second half of the '393. VHC is a good logic family, and the AHC family from TI is good also.