TDA1545 Reclocking Problem

Systeme_D · 30th April 2004, 08:16 PM

Hi

I recently built a zero sampling DAC using the CS8412 and TDA1545a combination. CS8412 is giving output in mode 5.
I also built a Async Reclocking based on DDDAC's design, an XO at 11.2896MHz and divided by a binary divisor to give the correct Fs.

I wanted to put it into the DAC but couldn't find the " in" mode for Mode 5 LSBJ format on the datasheet. The DDDAC uses I2S format, so there is both "in" and "out" mode available.

Any advice would much appreciated.

thank you.

Systeme_D · 1st May 2004, 04:41 PM

Hi all,

Maybe allow me to rephrase my question:
Is it possible to configure the CS8412 in mode 5 -16bit LSBJ to accept SCK and FS as an input signal.

For the I2S format, the choice is between mode 2 and mode 3.

Any advice on an alternative approach to reclock these signals is much appreciated.

thanks in advance for your assistance.

30th April 2004, 08:16 PM	#1
Systeme_D diyAudio Member Join Date: Apr 2004 Location: Bukit Timah, Singapore	TDA1545 Reclocking Problem Hi I recently built a zero sampling DAC using the CS8412 and TDA1545a combination. CS8412 is giving output in mode 5. I also built a Async Reclocking based on DDDAC's design, an XO at 11.2896MHz and divided by a binary divisor to give the correct Fs. I wanted to put it into the DAC but couldn't find the " in" mode for Mode 5 LSBJ format on the datasheet. The DDDAC uses I2S format, so there is both "in" and "out" mode available. Any advice would much appreciated. thank you.

Thread Tools	Search this Thread
Show Printable Version Email this Page	Search this Thread: Advanced Search

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Decoder output: how jittery, worth reclocking? And "double" reclocking	hollowman	Digital Source	0	17th July 2009 01:39 PM
WTB TDA1545´s	figge77	Swap Meet	0	28th May 2009 10:45 AM
WTB: a few TDA1545:s	hifi	Swap Meet	5	25th July 2006 04:41 PM
Problem in reclocking CS8414+TDA1543 DAC	ray_ben	Digital Source	25	23rd December 2005 04:19 PM
Asynchronous reclocking problem	Andypairo	Digital Source	11	23rd December 2003 09:46 AM

New To Site?	Need Help?
Register to Participate Search Privacy Statement Contact Us	Frequently Asked Questions Did you forget your password? Mark Forums Read


	Please consider donating to help us continue to serve you. Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving

1st May 2004, 04:41 PM	#2
Systeme_D diyAudio Member Join Date: Apr 2004 Location: Bukit Timah, Singapore	Hi all, Maybe allow me to rephrase my question: Is it possible to configure the CS8412 in mode 5 -16bit LSBJ to accept SCK and FS as an input signal. For the I2S format, the choice is between mode 2 and mode 3. Any advice on an alternative approach to reclock these signals is much appreciated. thanks in advance for your assistance.

Currently Active Users Viewing This Thread: 1 (0 members and 1 guests)