Hi guys.
I need your advice. Iam working on one project where i will have lot of adc's and dac's routed cross cpld. Each converter will be on separated card and all card's will be clocked via word clock which will be distributed by back plan. On each card will be pll and multiplicator and divider. So each card will have synced lrclk, bclk and mclk.
And my auestion is: do you think it is a good idea to sinc cards with word clock (96kHz) and send i2s data separately? Maximal length of bus about 50cm and bus is surrounded ground planes.
I need your advice. Iam working on one project where i will have lot of adc's and dac's routed cross cpld. Each converter will be on separated card and all card's will be clocked via word clock which will be distributed by back plan. On each card will be pll and multiplicator and divider. So each card will have synced lrclk, bclk and mclk.
And my auestion is: do you think it is a good idea to sinc cards with word clock (96kHz) and send i2s data separately? Maximal length of bus about 50cm and bus is surrounded ground planes.
You're asking if there'll be meaningfully lower jitter from routing sclk, lrclk, sdan, wclk between cards as opposed to just sclk, lrclk, sdan with wclk extracted from lrclk? Depends on the clock distribution graph, I2S routing, PLL bandwidths, performance requirements, and why additional clock multiply and divides are occurring outside the PLLs. As posed the question seems too loosely defined to be usefully answerable. So you'll probably get better responses if you're more specific.
- Status
- This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.