Hi Diy'ers,
I'm in the process of laying out a PCB for the DSD1794A D/A converter from Texas instruments. It's a DAC that combines DSD playback (possibly DSD256) with 192/24 bit playback. This PCM/DSD256 combination is what makes it interesting to me.
I'll be using KiCAD to lay out the board:
KiCad EDA Software Suite - Kicad EDA - KiCad EDA
and hope to do so in a way that helps optimize the requirements of a mixed signal (analog/digital) layout. I'll post the various files (schematic, PCB layout etc.) here in the pdf format so that they should be accessible to all.
I'll lay out the board to best suit receiving an I2S signal from Amanero Technologies' Combo384 USB card:
Amanero Technologies
as I have this card and it - to me - poses some challenges regarding how to transfer the data from the Combo384 in the best possible way.
Wiring from the Combo384 to the DSD1794A can be seen here:
http://www.diyaudio.com/forums/vend...-i2s-384khz-dsd-converter-37.html#post3173603
I'll also post some info about the literature sources I come across to guide the layout decisions so that others may see/read for themselves should they be interested. Should you know of valuable sources yourself feel free to suggest them to be included in a reasonably short list below.
The schematic
To start out with the schematic it looks like the attached file (DSD1794A schematic_19_june_v1.pdf) at this point in time. I expect it to change, though, as I have time to do more thorough simulations of ancillary components in LTSpice. Please note that the PSU as such is not included in the PCB except for the components immediately close to the DSD1794a.
The DSD1794A datasheet can be found here:
http://www.ti.com/lit/ds/symlink/dsd1794a.pdf
Literature sources
High-Speed Digital Design - a Handbook of Black Magic by Howard W. Johnson ... A book with both theory and many practical examples on the effects of inductances, capacitances, vias, sending & terminating resistors, ground bouncing, etc. IMO modestly technical - oriented towards practical use and implications of different design approaches.
Henry W. Ott: Electromagnetic Compatibility Engineering
Again a book that combines theory, yet IMO with a very practical orientation. Discusses e.g. the effects of jitter, multilayer boards, detailed on split/non-split ground planes, noise effects of distances between signal and ground layers, what is needed to ensure high resolution digital layouts, etc.
This illustrated link about e.g. vias, inductances & capacitance related to PCB layout (courtesy marce):
http://www.x2y.com/filters/TechDay0...log_Designs_Demand_GoodPCBLayouts _JohnWu.pdf
More input from marce on various aspects of PCB design can be found in this thread (starting about here):
http://www.diyaudio.com/forums/cons...udio-pcb-layout-techniques-4.html#post3511568
The PCB layout
This is yet to come but I hope to have time to lay out the first version one of these upcoming days. I aim for a two, maybe 3-4 layer board. Feel free to comment if you have suggestions for improvements (that is when there is a layout 😉 )
.
.
.
Greetings,
Jesper
I'm in the process of laying out a PCB for the DSD1794A D/A converter from Texas instruments. It's a DAC that combines DSD playback (possibly DSD256) with 192/24 bit playback. This PCM/DSD256 combination is what makes it interesting to me.
I'll be using KiCAD to lay out the board:
KiCad EDA Software Suite - Kicad EDA - KiCad EDA
and hope to do so in a way that helps optimize the requirements of a mixed signal (analog/digital) layout. I'll post the various files (schematic, PCB layout etc.) here in the pdf format so that they should be accessible to all.
I'll lay out the board to best suit receiving an I2S signal from Amanero Technologies' Combo384 USB card:
Amanero Technologies
as I have this card and it - to me - poses some challenges regarding how to transfer the data from the Combo384 in the best possible way.
Wiring from the Combo384 to the DSD1794A can be seen here:
http://www.diyaudio.com/forums/vend...-i2s-384khz-dsd-converter-37.html#post3173603
I'll also post some info about the literature sources I come across to guide the layout decisions so that others may see/read for themselves should they be interested. Should you know of valuable sources yourself feel free to suggest them to be included in a reasonably short list below.
The schematic
To start out with the schematic it looks like the attached file (DSD1794A schematic_19_june_v1.pdf) at this point in time. I expect it to change, though, as I have time to do more thorough simulations of ancillary components in LTSpice. Please note that the PSU as such is not included in the PCB except for the components immediately close to the DSD1794a.
The DSD1794A datasheet can be found here:
http://www.ti.com/lit/ds/symlink/dsd1794a.pdf
Literature sources
High-Speed Digital Design - a Handbook of Black Magic by Howard W. Johnson ... A book with both theory and many practical examples on the effects of inductances, capacitances, vias, sending & terminating resistors, ground bouncing, etc. IMO modestly technical - oriented towards practical use and implications of different design approaches.
Henry W. Ott: Electromagnetic Compatibility Engineering
Again a book that combines theory, yet IMO with a very practical orientation. Discusses e.g. the effects of jitter, multilayer boards, detailed on split/non-split ground planes, noise effects of distances between signal and ground layers, what is needed to ensure high resolution digital layouts, etc.
This illustrated link about e.g. vias, inductances & capacitance related to PCB layout (courtesy marce):
http://www.x2y.com/filters/TechDay0...log_Designs_Demand_GoodPCBLayouts _JohnWu.pdf
More input from marce on various aspects of PCB design can be found in this thread (starting about here):
http://www.diyaudio.com/forums/cons...udio-pcb-layout-techniques-4.html#post3511568
The PCB layout
This is yet to come but I hope to have time to lay out the first version one of these upcoming days. I aim for a two, maybe 3-4 layer board. Feel free to comment if you have suggestions for improvements (that is when there is a layout 😉 )
.
.
.
Greetings,
Jesper
Last edited:
Looking forward to seeing the progress of this and i commend you in taking the next step in designing your own DAC Jesper, something I am also in the process of learning myself trying with Eagle initially but will have a look at KiCAD above. I still have samples of PCM1794 and CS4398, they look like easy chips to work with. Marce's thread is very good. I would love to contribute but haven't a clue 😉
Can I ask what you have in mind for the output stage as this is the area I am possibly most unsure about.
My farther was born in Aarhus, we lived in Rungsted and københavn before coming to the UK. Lovely country.
Can I ask what you have in mind for the output stage as this is the area I am possibly most unsure about.
My farther was born in Aarhus, we lived in Rungsted and københavn before coming to the UK. Lovely country.
Hi passive420,
On behalf of Denmark & other Danes, thank you 🙂 ... To me Denmark, and not least Aarhus is quite a special place, although I reckon that other places or countries have their special qualities as well ...
BTW I appreciate you asking what I have in mind for an output stage because it made me realize I've forgotten to attach the schematic. So I've done this now and as you can see it's a single-ended circuitry where I only use one of the current outputs from the DAC. To my ears single-ended have proved to sound to their liking so I would like to try this. However, this output stage needs be disconnected from any line stages when powered up/down because the only current going into the stage is the Iout from the DAC - and when it disappears there will be a major DC offset (10-15 volts). Just FYI. Doing it this way I'll also not be able to obtain the ~130 dB dynamic range but that'll be ok with me.
I still haven't come around to laying out the board yet as I'm in the process of collecting Spice data for the components I will be using so that I can make a realistic simulation of how the circuitry will react to various frequencies.
Best regards,
Jesper
My farther was born in Aarhus, we lived in Rungsted and københavn before coming to the UK. Lovely country.
On behalf of Denmark & other Danes, thank you 🙂 ... To me Denmark, and not least Aarhus is quite a special place, although I reckon that other places or countries have their special qualities as well ...
BTW I appreciate you asking what I have in mind for an output stage because it made me realize I've forgotten to attach the schematic. So I've done this now and as you can see it's a single-ended circuitry where I only use one of the current outputs from the DAC. To my ears single-ended have proved to sound to their liking so I would like to try this. However, this output stage needs be disconnected from any line stages when powered up/down because the only current going into the stage is the Iout from the DAC - and when it disappears there will be a major DC offset (10-15 volts). Just FYI. Doing it this way I'll also not be able to obtain the ~130 dB dynamic range but that'll be ok with me.
I still haven't come around to laying out the board yet as I'm in the process of collecting Spice data for the components I will be using so that I can make a realistic simulation of how the circuitry will react to various frequencies.
Best regards,
Jesper
Attachments
Last edited:
Decoupling capacitor simulations ...
So yesterday I made some simulations with various values for the capacitors supposed to decouple the DSD1794's power supply voltages. And although I've previous read literature about the potential less than optimal consequences of combining low value and higher value capacitors I was never the less surprised to see the results of the simulations (attached).
In the simulations I've entered inductances estimated by the distances between components and then some of the inductance calculators on the internet (e.g. the link in post #1) and the values given e.g. by Kemet for their SMD capacitors:
SPICE & FIT Modeling
0.1 uF sizes are 3.2 mm long and 220uF size is 7.2 mm long. Both SMD (as a starting point). The first 10 nH inductance is an estimated inductance from the capacitor closest to the DSD1794 and then to the DSD1794 and the pin inductances on the DSD1794.
Anyway, the results are pretty interesting I would say. Paralleling the 0.1uF capacitors with a 220 uF capacitor leads to large HF differences in damping whereas combining two 220uF capacitors with a 4 uF capacitor gives an almost linear plot - at least within large frequency spans.
Something to consider - not least where I find a superb quality film 4uF size 1206 capacitor ... ?
Greetings,
Jesper
So yesterday I made some simulations with various values for the capacitors supposed to decouple the DSD1794's power supply voltages. And although I've previous read literature about the potential less than optimal consequences of combining low value and higher value capacitors I was never the less surprised to see the results of the simulations (attached).
In the simulations I've entered inductances estimated by the distances between components and then some of the inductance calculators on the internet (e.g. the link in post #1) and the values given e.g. by Kemet for their SMD capacitors:
SPICE & FIT Modeling
0.1 uF sizes are 3.2 mm long and 220uF size is 7.2 mm long. Both SMD (as a starting point). The first 10 nH inductance is an estimated inductance from the capacitor closest to the DSD1794 and then to the DSD1794 and the pin inductances on the DSD1794.
Anyway, the results are pretty interesting I would say. Paralleling the 0.1uF capacitors with a 220 uF capacitor leads to large HF differences in damping whereas combining two 220uF capacitors with a 4 uF capacitor gives an almost linear plot - at least within large frequency spans.
Something to consider - not least where I find a superb quality film 4uF size 1206 capacitor ... ?
Greetings,
Jesper
Attachments
Last edited:
Hi both,
It's sort of paused - currently occupied with getting/building low noise oscillators & measurement equipment that will allow me to take a closer look at what is happening in the circuitries I look at in practice. See e.g.:
http://www.diyaudio.com/forums/equi...ier-my-oscilloscope-probes-4.html#post3588959
May progress with this later.
Greetings,
Jesper
It's sort of paused - currently occupied with getting/building low noise oscillators & measurement equipment that will allow me to take a closer look at what is happening in the circuitries I look at in practice. See e.g.:
http://www.diyaudio.com/forums/equi...ier-my-oscilloscope-probes-4.html#post3588959
May progress with this later.
Greetings,
Jesper
Is this still on the plan?
I'm using 2xDSD1794 mono-mode parallel per channel with passive I/V, PCM side is following NOS DDDAC1794 and using Potato Semi mux/demux to switch between DSD/PCM signals (NOS 1794 uses BCK as SCK, during switching from PCM to DSD, without a clock i2c won't work, so need some tweak here as well).
I put isolator Amanero board to DAC with clock at DAC side, also using PO74G74 as reclocker with Si570 dual rate at 45/49M to make sure 384K PCM can be reclocked as well.
Hopefully there can be a PCB as I am using p2p wire now with lots of DIP adapters. Due to limitation of 4 addresses per DSD1794, more parallel chips connection needs i2c switching or secondary i2c bus.
Thanks
Wei
I'm using 2xDSD1794 mono-mode parallel per channel with passive I/V, PCM side is following NOS DDDAC1794 and using Potato Semi mux/demux to switch between DSD/PCM signals (NOS 1794 uses BCK as SCK, during switching from PCM to DSD, without a clock i2c won't work, so need some tweak here as well).
I put isolator Amanero board to DAC with clock at DAC side, also using PO74G74 as reclocker with Si570 dual rate at 45/49M to make sure 384K PCM can be reclocked as well.
Hopefully there can be a PCB as I am using p2p wire now with lots of DIP adapters. Due to limitation of 4 addresses per DSD1794, more parallel chips connection needs i2c switching or secondary i2c bus.
Thanks
Wei
Hi Wei,
Thanks for posting ... Sounds interesting what you are doing although I'll admit I don't quite have an overview of what it looks like. Any chance you can post a schematic (write a bit more about what you are using as isolator & for programming the DSD1794)?
Regarding the layout I'm currently on hold with "extensive" solutions as for various reasons I'm considering the Esstech ES9018 instead. However, until I can afford this DAC (and have time to work on a layout) I may/might be interested in making a somewhat basic layout for the DSD1794.
Otherwise I can share with you my current thoughts on how to make an optimized layout for this DAC, if you are interested.
Best regards,
Jesper
Thanks for posting ... Sounds interesting what you are doing although I'll admit I don't quite have an overview of what it looks like. Any chance you can post a schematic (write a bit more about what you are using as isolator & for programming the DSD1794)?
Regarding the layout I'm currently on hold with "extensive" solutions as for various reasons I'm considering the Esstech ES9018 instead. However, until I can afford this DAC (and have time to work on a layout) I may/might be interested in making a somewhat basic layout for the DSD1794.
Otherwise I can share with you my current thoughts on how to make an optimized layout for this DAC, if you are interested.
Best regards,
Jesper
Here is the logical diagram, right now I'm not using the 74G74 to delay the PDATA (right/left) for half BCK, instead using 1K resistor in serial to add extra delay to the DATA. Also need the i2c switch in order to support more than 4 DSD1794 (right now I have 2xDSD1794 for each channel in mono mode).
Please check dddac.com for more detail about running DSD1794 in NOS mode for PCM data.
Since NOS PCM uses BCK as SCK, when switching from PCM to DSD, the SCK is missing when demux has DSD data enabled, this causes I2C programming failure, so I divide the 44/49M clock to half to feed the SCK when DSD is on. The reason using half the clock is because 49M SCK is not support for I2C programming.
Please check dddac.com for more detail about running DSD1794 in NOS mode for PCM data.
Since NOS PCM uses BCK as SCK, when switching from PCM to DSD, the SCK is missing when demux has DSD data enabled, this causes I2C programming failure, so I divide the 44/49M clock to half to feed the SCK when DSD is on. The reason using half the clock is because 49M SCK is not support for I2C programming.
Attachments
Last edited:
Here is the Arduino program
#include <Wire.h>
#include <LiquidCrystal.h>
#include <Si570.h>
#include <Arduino.h>
LiquidCrystal lcd(10, 9, 8, 7, 6, 12);
#define DSDIN A3
#define DSDOUT A2
#define XOIN A1
#define DSD1794_DEBUG 1
static Si570 xo;
boolean DSD;
boolean XOSEL; //1 for 22M, 2 for 24M
void setup()
{
//delay (500);
Wire.begin(); // join i2c bus (address optional for master)
pinMode(DSDIN, INPUT); //
pinMode(DSDOUT, OUTPUT);
pinMode(XOIN, INPUT);
digitalWrite(DSDOUT, HIGH); // DSD with SYS CLOCK
lcd.begin(20, 4);
DSD = digitalRead(DSDIN);
XOSEL = digitalRead(XOIN);
while (xo.init() != SI570_SUCCESS) {
lcd.setCursor(0,3);
lcd.print("XO ERROR ");
delay(10000);
lcd.setCursor(0,3);
lcd.print("XO Retrying");
}
lcd.setCursor(0,3);
lcd.print("XO INIT FINE");
//Serial.begin(9600); // start serial for output
if (XOSEL == 1) {
tune(45158400); //22579200, 45158400
} else {
tune(49152000); //24576000, 49152000
}
delay(500);
if( DSD == HIGH) {
digitalWrite(DSDOUT, HIGH);
delay(100);
SetDSDReg();
lcd.setCursor(0,0);
lcd.print("DSD ");
} else {
SetPCMReg();
digitalWrite(DSDOUT, LOW);
lcd.setCursor(0,0);
lcd.print("PCM");
}
}
void loop()
{
//delay(500);
if (digitalRead(XOIN)!=XOSEL) {
XOSEL = !XOSEL;
if (XOSEL == 1) {
tune(45158400); //22579200, 45158400
} else {
tune(49152000); //24576000, 49152000
}
}
if(digitalRead(DSDIN)!=DSD && DSD == LOW) {
DSD = HIGH;
digitalWrite(DSDOUT, HIGH);
delay(100);
SetDSDReg();
lcd.setCursor(0,0);
lcd.print("DSD ");
}
if(digitalRead(DSDIN)!=DSD && DSD == HIGH) {
DSD = LOW;
SetPCMReg();
digitalWrite(DSDOUT, LOW);
lcd.setCursor(0,0);
lcd.print("PCM");
}
delay(50);
}
void SetDSDReg()
{
Wire.beginTransmission(0x4c); //right
WriteDSDReg();
Wire.endTransmission();
Wire.beginTransmission(0x4d); //right
WriteDSDReg();
Wire.endTransmission();
Wire.beginTransmission(0x4e); //left
WriteDSDReg();
Wire.endTransmission();
Wire.beginTransmission(0x4f); //left
WriteDSDReg();
Wire.endTransmission();
}
void WriteDSDReg()
{
Wire.write(B00010010);
Wire.write(B00101000); //FIR-4 , also keep PCM Reg
Wire.write(B00000000);
Wire.write(B00101100);
}
void SetPCMReg()
{
Wire.beginTransmission(0x4c); //right
WritePCMReg();
Wire.endTransmission();
Wire.beginTransmission(0x4d); //right
WritePCMReg();
Wire.endTransmission();
Wire.beginTransmission(0x4e); //left
WritePCMReg();
Wire.endTransmission();
Wire.beginTransmission(0x4f); //left
WritePCMReg();
Wire.endTransmission();
}
void WritePCMReg()
{
Wire.write(B00010010);
Wire.write(B00100000);
Wire.write(B00000001);
Wire.write(B00011000);
}
void tune(unsigned long freq) {
byte err;
lcd.setCursor(0,3);
lcd.print(freq);
lcd.setCursor(8,3);
lcd.print("Hz ");
err = xo.tune(freq);
lcd.setCursor(11,3);
if (err == SI570_SUCCESS) {
lcd.print("OK ");
} else {
lcd.print("FAIL");
}
}
#include <Wire.h>
#include <LiquidCrystal.h>
#include <Si570.h>
#include <Arduino.h>
LiquidCrystal lcd(10, 9, 8, 7, 6, 12);
#define DSDIN A3
#define DSDOUT A2
#define XOIN A1
#define DSD1794_DEBUG 1
static Si570 xo;
boolean DSD;
boolean XOSEL; //1 for 22M, 2 for 24M
void setup()
{
//delay (500);
Wire.begin(); // join i2c bus (address optional for master)
pinMode(DSDIN, INPUT); //
pinMode(DSDOUT, OUTPUT);
pinMode(XOIN, INPUT);
digitalWrite(DSDOUT, HIGH); // DSD with SYS CLOCK
lcd.begin(20, 4);
DSD = digitalRead(DSDIN);
XOSEL = digitalRead(XOIN);
while (xo.init() != SI570_SUCCESS) {
lcd.setCursor(0,3);
lcd.print("XO ERROR ");
delay(10000);
lcd.setCursor(0,3);
lcd.print("XO Retrying");
}
lcd.setCursor(0,3);
lcd.print("XO INIT FINE");
//Serial.begin(9600); // start serial for output
if (XOSEL == 1) {
tune(45158400); //22579200, 45158400
} else {
tune(49152000); //24576000, 49152000
}
delay(500);
if( DSD == HIGH) {
digitalWrite(DSDOUT, HIGH);
delay(100);
SetDSDReg();
lcd.setCursor(0,0);
lcd.print("DSD ");
} else {
SetPCMReg();
digitalWrite(DSDOUT, LOW);
lcd.setCursor(0,0);
lcd.print("PCM");
}
}
void loop()
{
//delay(500);
if (digitalRead(XOIN)!=XOSEL) {
XOSEL = !XOSEL;
if (XOSEL == 1) {
tune(45158400); //22579200, 45158400
} else {
tune(49152000); //24576000, 49152000
}
}
if(digitalRead(DSDIN)!=DSD && DSD == LOW) {
DSD = HIGH;
digitalWrite(DSDOUT, HIGH);
delay(100);
SetDSDReg();
lcd.setCursor(0,0);
lcd.print("DSD ");
}
if(digitalRead(DSDIN)!=DSD && DSD == HIGH) {
DSD = LOW;
SetPCMReg();
digitalWrite(DSDOUT, LOW);
lcd.setCursor(0,0);
lcd.print("PCM");
}
delay(50);
}
void SetDSDReg()
{
Wire.beginTransmission(0x4c); //right
WriteDSDReg();
Wire.endTransmission();
Wire.beginTransmission(0x4d); //right
WriteDSDReg();
Wire.endTransmission();
Wire.beginTransmission(0x4e); //left
WriteDSDReg();
Wire.endTransmission();
Wire.beginTransmission(0x4f); //left
WriteDSDReg();
Wire.endTransmission();
}
void WriteDSDReg()
{
Wire.write(B00010010);
Wire.write(B00101000); //FIR-4 , also keep PCM Reg
Wire.write(B00000000);
Wire.write(B00101100);
}
void SetPCMReg()
{
Wire.beginTransmission(0x4c); //right
WritePCMReg();
Wire.endTransmission();
Wire.beginTransmission(0x4d); //right
WritePCMReg();
Wire.endTransmission();
Wire.beginTransmission(0x4e); //left
WritePCMReg();
Wire.endTransmission();
Wire.beginTransmission(0x4f); //left
WritePCMReg();
Wire.endTransmission();
}
void WritePCMReg()
{
Wire.write(B00010010);
Wire.write(B00100000);
Wire.write(B00000001);
Wire.write(B00011000);
}
void tune(unsigned long freq) {
byte err;
lcd.setCursor(0,3);
lcd.print(freq);
lcd.setCursor(8,3);
lcd.print("Hz ");
err = xo.tune(freq);
lcd.setCursor(11,3);
if (err == SI570_SUCCESS) {
lcd.print("OK ");
} else {
lcd.print("FAIL");
}
}
Hi Wei,
& thanks for posting the logical/structural diagram of what you are doing & also the Arduino code. It does, however, make me wonder if we are on two different paths here ... I have a quite simplistic approach to such designs and would e.g. hesitate to place (most) anything in-between the clock and the DAC.
I'm also into single-ended output design (see post #3) whereas you seem to be on your way to a differential/balanced design ...
So to me it looks as if we are on different paths here. But feel free (of course) to post in the thread with your ideas, questions etc. and then I'll post replies if there's some of it I may know about.
BTW - not being a programmer: How long does it take for you to write & debug an arduino code like the one you've posted?
Greetings
Jesper
& thanks for posting the logical/structural diagram of what you are doing & also the Arduino code. It does, however, make me wonder if we are on two different paths here ... I have a quite simplistic approach to such designs and would e.g. hesitate to place (most) anything in-between the clock and the DAC.
I'm also into single-ended output design (see post #3) whereas you seem to be on your way to a differential/balanced design ...
So to me it looks as if we are on different paths here. But feel free (of course) to post in the thread with your ideas, questions etc. and then I'll post replies if there's some of it I may know about.
BTW - not being a programmer: How long does it take for you to write & debug an arduino code like the one you've posted?
Greetings
Jesper
Once you tried external clock and reclock option with Amanero, you won't go back, Acko has a nice board for that as well, while for DSD1794 you still need to add a I2S selection component, and the fancy NOS option with DSD1794 for PCM...
It's not that complicate to code, while it took me a while to figure out the problem due to 49M SCK and I2C, also the complication (so I added a mux/demux) switching between PCM and DSD due to TDMCA mode, both are mentioned in the datasheet while hardly understood initially.
I have BCF unbalancer after the balanced out, so I am using single end as well. With no experience of designing PCB, hopefully can make one with KICAD someday.
BTW, you can always get help from hifiduino's website regarding Arduino coding.
It's not that complicate to code, while it took me a while to figure out the problem due to 49M SCK and I2C, also the complication (so I added a mux/demux) switching between PCM and DSD due to TDMCA mode, both are mentioned in the datasheet while hardly understood initially.
I have BCF unbalancer after the balanced out, so I am using single end as well. With no experience of designing PCB, hopefully can make one with KICAD someday.
BTW, you can always get help from hifiduino's website regarding Arduino coding.
Last edited:
Hi Wei,
Hmmm ... thinking that we might have complementary competences here. You appear to know about programming and I may know (some/a bit) about PCB layout ...
Anyway, regarding KICAD I don't use it anymore as I personally found it to be less intuitive than e.g. Diptrace which also has a non-commercial & free version available here:
DipTrace - Schematic and PCB Design Software
I use diptrace today and find it quite intuitive and straightforward to use. Price-wise it's also ok with me (USD75) for a basic version which allows for 300 pin PCBs. And there's the free version that I mentioned as well.
If you haven't designed a pcb before then you might find some interesting information about layout in this thread (often courtesy "marce"):
http://www.diyaudio.com/forums/construction-tips/235384-audio-pcb-layout-techniques.html
There are also some literature hints on digital design/pcb layout in the first post of this thread.
And a bit more here:
http://www.diyaudio.com/forums/equi...ier-my-oscilloscope-probes-5.html#post3595226
And also the attached file and these links have been inspirational to me:
http://www.ti.com/lit/ml/slyp173/slyp173.pdf
https://www.google.dk/search?q=Prec...j9&sourceid=chrome&espv=210&es_sm=93&ie=UTF-8
... the top post in the last link (a google search).
Hope this may help if you decide to make a layout for the DSD1794A.
Greetings,
Jesper
Hmmm ... thinking that we might have complementary competences here. You appear to know about programming and I may know (some/a bit) about PCB layout ...
Anyway, regarding KICAD I don't use it anymore as I personally found it to be less intuitive than e.g. Diptrace which also has a non-commercial & free version available here:
DipTrace - Schematic and PCB Design Software
I use diptrace today and find it quite intuitive and straightforward to use. Price-wise it's also ok with me (USD75) for a basic version which allows for 300 pin PCBs. And there's the free version that I mentioned as well.
If you haven't designed a pcb before then you might find some interesting information about layout in this thread (often courtesy "marce"):
http://www.diyaudio.com/forums/construction-tips/235384-audio-pcb-layout-techniques.html
There are also some literature hints on digital design/pcb layout in the first post of this thread.
And a bit more here:
http://www.diyaudio.com/forums/equi...ier-my-oscilloscope-probes-5.html#post3595226
And also the attached file and these links have been inspirational to me:
http://www.ti.com/lit/ml/slyp173/slyp173.pdf
https://www.google.dk/search?q=Prec...j9&sourceid=chrome&espv=210&es_sm=93&ie=UTF-8
... the top post in the last link (a google search).
Hope this may help if you decide to make a layout for the DSD1794A.
Greetings,
Jesper
Attachments
@2A3SET: I just took a closer look on the schematic you posted and it looks as if you take the 45/49 MHz clock directly to the Amanero board via the ISO7241 - P6 MCLK. Does this mean that you directly supply 45/49 MHz clocks to the amanero board?
And if so then this is the reason why you can make the DSD1794 play at 384 kHz? Or, if not, can you then say how you make the amanero/DSD1794 play at 384 kHz?
Cheers,
Jesper
And if so then this is the reason why you can make the DSD1794 play at 384 kHz? Or, if not, can you then say how you make the amanero/DSD1794 play at 384 kHz?
Cheers,
Jesper
- Status
- Not open for further replies.
- Home
- Source & Line
- Digital Line Level
- DAC PCB layout - TI's DSD1794A