diyAudio

diyAudio (http://www.diyaudio.com/forums/)
-   Digital Line Level (http://www.diyaudio.com/forums/digital-line-level/)
-   -   low jitter crystal oscillator IC beta tester needed. (http://www.diyaudio.com/forums/digital-line-level/234839-low-jitter-crystal-oscillator-ic-beta-tester-needed.html)

yizhou 25th April 2013 10:03 PM

low jitter crystal oscillator IC beta tester needed.
 
Hi,
I am Yi Zhou from Accusilicon. We are looking for beta testers for our new low phase noise clock IC, T1. I will send each tester 10pcs of T1 chip. Any one interested please PM me.

Thanks!
https://cdn.shopify.com/s/files/1/01..._grande.png?40

https://cdn.shopify.com/s/files/1/01..._grande.png?40

https://cdn.shopify.com/s/files/1/01..._grande.png?40

yizhou 25th April 2013 11:53 PM

T1's block diagram:
http://cn.accusilicon.com/img/block.png

Test setup:
https://s3-ap-northeast-1.amazonaws....otestsetup.png

T1 Chip in SOT23-6 packages
https://s3-ap-northeast-1.amazonaws....in+SOT23-6.jpg

T1+22.5792MHz crystal (digikey part 478-6888-1-ND) in today's test
https://s3-ap-northeast-1.amazonaws.....5792clock.jpg

T1+24.576MHz crystal (digikey part 887-1677-1-ND) in today's test:
https://s3-ap-northeast-1.amazonaws....76MHzClock.jpg

iancanada 26th April 2013 01:15 AM

Hi, I might be interested in.

Ian

Iloveswan 27th April 2013 04:28 AM

Looks Nice. Count me in!

twest820 28th April 2013 05:13 AM

Worthy phase noise graphs; nice. I've no immediate need for one (not much point applying a 500fs clock to a 50ps PLL) but for audio applications the T1 looks to be potentially quite competitive with parts like the CDCE62002 and LMK04800. Let us know when the preliminary datasheet's updated with details of the VC pin's functions and other basic information. (I see the X8C's datasheet remains quite preliminary after 11 months and http://t1calc.accusilicon.com/ is a 403 at the moment so it seems one should be prepared for a bit of a wait. I suppose the programming protocol could be figured out from reading the T1 tool sources. That might be a bit excessive though, since populating a register table in the datasheet and such probably only requires a copy/paste from the design spec.)

Something which might be worth considering as a compete is a reference design which includes clock fanout. When integrating a T1 with certain codecs or ESS DACs copying the clock is unimportant, either due to the DAC's ASRC or the codec's inclusion of a clock output. But in the common case where DACs from vendors other than ESS are used it's routine to need a jitter insensitive fanout to the DSP, DSC, or microcontroller driving the DAC along with jitter sensitive fanout to multiple stereo DACs. DIY applications tend to emphasize biamping or triamping but this need occurs in higher end 5.1 and 7.1 implementations as well as in professional audio interfaces.


All times are GMT. The time now is 07:43 PM.


vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2014 DragonByte Technologies Ltd.
Copyright 1999-2014 diyAudio


Content Relevant URLs by vBSEO 3.3.2