Build Thread for TPA BIII + Ian Async I2S FIFO + OPC NTD1 + Salas SSLV - Page 42 - diyAudio
Go Back   Home > Forums > Source & Line > Digital Line Level

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 7th January 2013, 05:06 AM   #411
diyAudio Member
 
Join Date: Feb 2009
Location: Brisbane, Australia
8ch of any IV is going to get big and complex, fast.

It's the heat of the NTD1 that is a really big issue for multichannel, ask qusp how he's going with his 4ch of NTD1
  Reply With Quote
Old 7th January 2013, 05:10 AM   #412
diyAudio Member
 
Join Date: Jan 2009
Send a message via MSN to Adrculda Send a message via Yahoo to Adrculda
Quote:
Originally Posted by hochopeper View Post
8ch of any IV is going to get big and complex, fast.

It's the heat of the NTD1 that is a really big issue for multichannel, ask qusp how he's going with his 4ch of NTD1
And I'm aiming for 16
__________________
Regards,
Adrian
  Reply With Quote
Old 7th January 2013, 05:17 AM   #413
diyAudio Member
 
Join Date: Feb 2009
Location: Brisbane, Australia
Quote:
Originally Posted by Adrculda View Post
And I'm aiming for 16
Sounds fun!

I have thought long about trying to build a multichannel active system with 4 way fronts, 3 way centre, 2 way rear all active. Trust me, its not a way to save money but would be fun!!
  Reply With Quote
Old 7th January 2013, 05:19 AM   #414
diyAudio Member
 
Join Date: Jan 2009
Send a message via MSN to Adrculda Send a message via Yahoo to Adrculda
If i DIY it in $15K what a processor would cost i can build it all myself

PS:
I already have started... both ADAU1445 and ADAU1966 are in the Eagle Parts library
Next is waiting to hear back about the CS497024 samples, meanwhile I'm going to draw up a schematic for the DSP/DAC all on 1 Board
__________________
Regards,
Adrian

Last edited by Adrculda; 7th January 2013 at 05:25 AM.
  Reply With Quote
Old 7th January 2013, 05:38 AM   #415
diyAudio Member
 
Join Date: Feb 2009
Location: Brisbane, Australia
With ADAU1966 you don't need any IV
  Reply With Quote
Old 7th January 2013, 05:54 AM   #416
qusp is offline qusp  Australia
diyAudio Member
 
qusp's Avatar
 
Join Date: Oct 2009
Location: Brisbane, Australia
Quote:
Originally Posted by Adrculda View Post
And I'm aiming for 16
As good as the ESS is, if going for 16 channels and was diying the design, I would probably just be using 2 x multichannel digital input class D amp, or multichannel voltage output dacs. 16channels of IV is just a pita

just the transistor matching for 16 channels of legato is significant work. also IMO, just stick with opamps, honestly the legato sounds like one =) because it basically is one.
  Reply With Quote
Old 7th January 2013, 03:15 PM   #417
diyAudio Member
 
Join Date: Jul 2009
I follow HiFiDUINO to mod the clk of AmaneroAmanero USB Synchronous Reclocking H i F i D U I N O
The only different is I use 47R instead 220R connecting to the oscillator. No output at the Potato 74 FF. All the wiring are correct and when I connect the CLK pin of 74 to Vcc, Q has output. Seems the swing of the oscillator level is not enough to trigger the 74 FF. Can anyone advise what goes wrong?

I've tried 100R and 1K resistor and got the same result.
  Reply With Quote
Old 7th January 2013, 06:10 PM   #418
glt is offline glt  United States
diyAudio Member
 
Join Date: Oct 2004
Is you VCC 3.3V?
According to spec, you need at least 2V in the signals to trigger...
__________________
www.hifiduino.wordpress.com

Last edited by glt; 7th January 2013 at 06:18 PM.
  Reply With Quote
Old 7th January 2013, 11:01 PM   #419
diyAudio Member
 
Join Date: Jul 2009
VCC is using the 3.3V on Amanero. My scope shows both Bclk and oscillator output only have 1.64V.
Attached Images
File Type: jpg F0000TEK.jpg (83.6 KB, 225 views)
  Reply With Quote
Old 7th January 2013, 11:35 PM   #420
glt is offline glt  United States
diyAudio Member
 
Join Date: Oct 2004
How can that be? The clocks operate at 3.3V and output should be at least ~ 3.0V. Are you measuring the clocks at the input of CPLD?
__________________
www.hifiduino.wordpress.com
  Reply With Quote

Reply


Hide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter iancanada Digital Line Level 3456 20th December 2014 08:59 PM
Ian asynchronous I2S and S/PDIF FIFO KIT group buy iancanada Group Buys 1738 18th December 2014 08:41 AM
FS Quanghao SSLV Salas design merlin el mago Swap Meet 12 17th August 2012 03:06 AM
F.S quanghao salas sslv 1.0 for buffalo dac. back Swap Meet 1 31st July 2012 03:32 AM
Simple FIFO to I2S CPLD, for MCU players / reclocking KOON3876 Digital Line Level 21 19th September 2008 05:00 PM


New To Site? Need Help?

All times are GMT. The time now is 11:56 PM.


vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2014 DragonByte Technologies Ltd.
Copyright 1999-2014 diyAudio

Content Relevant URLs by vBSEO 3.3.2