Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter - Page 93 - diyAudio
Go Back   Home > Forums > Source & Line > Digital Line Level

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 4th September 2012, 12:18 PM   #921
qusp is offline qusp  Australia
diyAudio Member
 
qusp's Avatar
 
Join Date: Oct 2009
Location: Brisbane, Australia
ya 'theory' is right. i'd be interested in hearing about the magical demons that could make it not so…
  Reply With Quote
Old 4th September 2012, 12:42 PM   #922
diyAudio Member
 
Join Date: Feb 2009
Location: Brisbane, Australia
Quote:
Originally Posted by soundcheck View Post
And Ian just confirmed what difference it makes on his product using those batteries.
To be clear, Ian was referring to the Si570 clock performance when he was mentioning batteries recently.
  Reply With Quote
Old 4th September 2012, 12:53 PM   #923
qusp is offline qusp  Australia
diyAudio Member
 
qusp's Avatar
 
Join Date: Oct 2009
Location: Brisbane, Australia
Quote:
Originally Posted by hochopeper View Post
To be clear, Ian was referring to the Si570 clock performance when he was mentioning batteries recently.
yup, nobody, especially Ian, made claims that there was no improvement left on the clocks, on the contrary, he made it clear its pretty much the main area left for tweaking.

I do like the idea of an isolated datastream to the clock board, to enable cutting the ground connection no matter what your source is. weve mentioned it before

Last edited by qusp; 4th September 2012 at 01:04 PM.
  Reply With Quote
Old 4th September 2012, 04:24 PM   #924
asaf23 is offline asaf23  Russian Federation
diyAudio Member
 
Join Date: Mar 2012
Don't hit me if I ask the question many times arised before
Does any PC card (PCI, PCIe) which has I2S output exist?
Then integration something like the Twisted Pear Teleporter with Ian's FIFO can implement the PC dedicated music server with USB->I2S or USB->SPDIF cards lacking and with some sort of the isolation also. IMHO.
All the best

Andrey
  Reply With Quote
Old 4th September 2012, 05:48 PM   #925
qusp is offline qusp  Australia
diyAudio Member
 
qusp's Avatar
 
Join Date: Oct 2009
Location: Brisbane, Australia
none natively, there are a couple cheaper types, not super low jitter, but why this legend that i2s will always sound better persists and people go to these lengths, adding extra circuitry for tx and rx, plus added cable length and as much added cost as the fifo spdif board.... it makes no sense to me, seems counter-productive, particularly given the main advantage i2s has is it hasnt had as many conversions. its simply not built for distances and anything to allow them will add its own jitter.

i2s is not always better, to be better the implementation needs to be very clean and as short as possible, it was never made for cables

Last edited by qusp; 4th September 2012 at 05:54 PM.
  Reply With Quote
Old 4th September 2012, 07:07 PM   #926
asaf23 is offline asaf23  Russian Federation
diyAudio Member
 
Join Date: Mar 2012
Quote:
Originally Posted by qusp View Post
none natively, there are a couple cheaper types, not super low jitter...
I see, there are not any good device yet. (Another project for someone?)
Well, for me that is the distance - the Teleporter can deliver abt 30m - that's good because the main audio server can be in the another room.
(e.g. my CAPSv2 dedicated audio PC is abt 1m from the DAC now but it has the connection about 9m via CAT5 with the main server nevertheless).
I mean if I has some good PC card with I2S out and using some good TX-RX device connected to the FIFO I can go with my main PC as audio server and excluding from the audio chain the CAPSv2 with SOtM-tx USB card and linear Teddy Pardo PSU for it and hope the Ian's FIFO will take care about some added jitter

P.S. there are no need for the fifo spdif board at this case

Andrey
  Reply With Quote
Old 5th September 2012, 12:15 AM   #927
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Quote:
Originally Posted by Bunpei View Post
Dear Ian,

Thank you very much for your replies to my questions!
MCLK with MHz of nineties is a big present for ES9018 users!


Doesn't Crystek supply CCHD-950 of 90.3168MHz or 98.304MHz to non-bulk purchase customer?


According to my experience, you need the MCLK higher than 90MHz when you play 352.8 kHz sources without any noise, setting OSF = ON.


Some Japanese users say "jitter reduction = OFF" brings a different result. But, I'm not sure.
Thanks Bunpei, will try those settings.

90.xxx and 98.xxx of CCHD-950 or CCHD957 are not available here in Canada or the States. They might be under developing.

Regards,

Ian
__________________
Ian GBV - I2S to PCM converter board & FIFO KIT
http://www.diyaudio.com/forums/group...ml#post3662743
  Reply With Quote
Old 5th September 2012, 12:26 AM   #928
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Quote:
Originally Posted by qusp View Post
yup, nobody, especially Ian, made claims that there was no improvement left on the clocks, on the contrary, he made it clear its pretty much the main area left for tweaking.

I do like the idea of an isolated datastream to the clock board, to enable cutting the ground connection no matter what your source is. weve mentioned it before
That's really a crazy idea, even isolating the clock board from FIFO board!. I don't know how much improvement is gonna be, but at least, it sounds positive .

Ian
__________________
Ian GBV - I2S to PCM converter board & FIFO KIT
http://www.diyaudio.com/forums/group...ml#post3662743
  Reply With Quote
Old 5th September 2012, 12:57 AM   #929
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Default Some additional comment running ESS9018 at synchronized mode with 98.3040 MHz MCLK

Quote:
Originally Posted by iancanada View Post
Quite a few coding jobs of the MCU FW of the Si570 based clock board were finished. Now I can run my ESS9018 (BIII) at synchronized mode with 98.3040 and 90.3186 MHz MCLK from FIFO and Si570 clock board.

The configuration is almost as same as running sync mode from the dual xo clock board except the MCLK frequencies. It sounds wonderful just as I expected. Now the maximal Fs is confirmed working at up to 390 KHz or bit higher without any problem. MCLK is running at 2048*Fs for both 44.1 KHZ and 48 KHz. Stacking the clock board on top of the FIFO board also tested bit-perfect for 98.xxx MHz MCLK at 384KHz.

Compare with 45.xxx and 49.xxx MHZ, running ESS8018 at SYNC mode by an external MCLK closing to 100 MHz is really a challenge. Here are some comments:

1. MCLK U.FL cable should be as short as possible. Higher quality cable is expected to be better result.

2. The DC input voltage range of the Si570 board is 4-5.5V (6V tested no problem but not recommended). I found with 4V and 5.5V it sounds slightly different. But itís very hard to tell which one is better. I suspect there is a sweet point of input voltage for ADP151, but Iím not sure what that voltage is.

3. Although the Silabs official document mentioned that Si570 is not quite sensitive to the PSU noise, I found itís not true, at least for this application. The close-in phase noise performance of Si570 is not as good as CCHD950, 957. So, to compete with them, Si570 need better low noise PSU. Both 1/f noise of PSU and the XO crystal itself contribute to the close-in phase noise. After I bypassed the on board low noise LDO and make the Si570 directly powered by a LiFeP04 3.4V battery cell, ESS9018 sounds better with more details and more liquid.

Si570 is a bit special case. It comes with whole DSPLL circuit but a pure XO. Iíll design a battery manager board later on to make the battery as a standard equipped power supply rather than just a testing configuration.


4. Another discovery is, ESS9081 sounds different for a same 44.1 KHz stream with different MCLK frequencies, for example 45.1584MHz and 90.3168MHz. Hard to tell which one is better, but the sound style is a bit different indeed. I know itís the internal up-sampling digital filter, different performance for different MCLK.

By taking the advantage of Si570 variable frequency output capability, I designed 4 groups of MCLK and *Fs combination in the Si570 control FW. Group is selectable according to different personal preference, or makes it suitable for different DAC chips. They are:

//Group1:Si570 frequency and *Fs combination for low mclk range
{F112896, 256*FS}, //2 44.1 KHz
{F122880, 256*FS}, //3 48 KHz
{F225792, 256*FS}, //4 88.2 KHz
{F245760, 256*FS}, //5 96 KHz
{F451584, 256*FS}, //6 176.4KHz
{F491520, 256*FS}, //7 192 KHz
{F903168, 256*FS}, //8 352.8KHz
{F983040, 256*FS} //9 384 KHz

// Group2:Si570 frequency and *Fs combination for low mid mclk range
{F225792, 512*FS}, //2 44.1 KHz
{F245760, 512*FS}, //3 48 KHz
{F225792, 256*FS}, //4 88.2 KHz
{F245760, 256*FS}, //5 96 KHz
{F451584, 256*FS}, //6 176.4KHz
{F491520, 256*FS}, //7 192 KHz
{F903168, 256*FS}, //8 352.8KHz
{F983040, 256*FS} //9 384 KHz

// Group3:Si570 frequency and *Fs combination for middle mclk range
{F451584, 1024*FS}, //2 44.1 KHz
{F491520, 1024*FS}, //3 48 KHz
{F451584, 512*FS }, //4 88.2 KHz
{F491520, 512*FS }, //5 96 KHz
{F451584, 256*FS }, //6 176.4KHz
{F491520, 256*FS }, //7 192 KHz
{F903168, 256*FS }, //8 352.8KHz
{F983040, 256*FS } //9 384 KHz

// Group4:Si570 frequency and *Fs combination for high mclk
{F903168, 2048*FS}, //2 44.1 KHz
{F983040, 2048*FS}, //3 48 KHz
{F903168, 1024*FS}, //4 88.2 KHz
{F983040, 1024*FS}, //5 96 KHz
{F903168, 512*FS }, //6 176.4KHz
{F983040, 512*FS }, //7 192 KHz
{F903168, 256*FS }, //8 352.8KHz
{F983040, 256*FS } //9 384 KHz

Group1 is designed for low MCLK frequcncy applications (NOS DACs), group2 is for classical DS DAC while group3,4 are for ESS9018. The selection can be made at any time by holding the on board button, the selected setting will be saved into on board flashing memory as well.

5. More researches to the ESS9018 register settings are needed for getting Ďthe last drop of juiceí with SYNC mode and different MCLK frequencies. Different options may suitable for different preference.

Ian

6. The BIII DPLL bandwidth was set to lowest when I ran the synchronized mode at 98.3040 MHz, the LOCK LED kept solid on for 3 hours during the test, never lost. All signals connected by u.fl cables. The MCLK cable length was 3Ē.

7. After running for more half hours, it sounds even better. Si570 turns a bit warm. Icc was around 100mA. That should be the warm up time.

8. Three main issues connected to the close-in phase noise: XO crystal quality itself, 1/f noise of power supply and mechanical vibration. So I suspect good suspension may work to improve the Si570 phase noise performance, but by how much still need to be confirmed.

Ian
__________________
Ian GBV - I2S to PCM converter board & FIFO KIT
http://www.diyaudio.com/forums/group...ml#post3662743
  Reply With Quote
Old 5th September 2012, 04:40 AM   #930
qusp is offline qusp  Australia
diyAudio Member
 
qusp's Avatar
 
Join Date: Oct 2009
Location: Brisbane, Australia
Quote:
Originally Posted by iancanada View Post
That's really a crazy idea, even isolating the clock board from FIFO board!. I don't know how much improvement is gonna be, but at least, it sounds positive .

Ian
well it effectively provides galvanic isolation for all inputs from PC ground, prior to the final reclocking stage, even those using usb->i2s input. Thats why I suggested it (and most likely why glt independently suggested it just now), the possible benefit of being isolated from potential slew-rate induced ripple and simultaneous switching noise from the fifo board itself as we push the speeds up; is an aside.

At this late stage it encompasses all of it, not just isolating from USB ground.

Last edited by qusp; 5th September 2012 at 04:47 AM.
  Reply With Quote

Reply


Hide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
XMOS-based Asynchronous USB to I2S interface Lorien Digital Source 2180 13th October 2014 07:39 AM
exaU2I - Multi-Channel Asynchronous USB to I2S Interface exa065 exaDevices 1357 3rd March 2014 08:51 PM
DAC chip selection + I2S jitter questions drwho9437 Digital Line Level 2 26th July 2010 12:50 PM
Simple FIFO to I2S CPLD, for MCU players / reclocking KOON3876 Digital Line Level 21 19th September 2008 04:00 PM
asynchronous reclocking and low jitter clocks ash_dac Digital Source 3 8th February 2005 09:22 AM


New To Site? Need Help?

All times are GMT. The time now is 08:50 AM.


vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2014 DragonByte Technologies Ltd.
Copyright ©1999-2014 diyAudio

Content Relevant URLs by vBSEO 3.3.2