Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter - Page 49 - diyAudio
Go Back   Home > Forums > Source & Line > Digital Line Level

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 9th May 2012, 07:28 AM   #481
Account disabled at member's request
 
Join Date: Aug 2007
Sounds like I'm going to have some fun finding the best set up ;-) Thanks for your help.
  Reply With Quote
Old 9th May 2012, 11:38 AM   #482
qusp is offline qusp  Australia
diyAudio Member
 
qusp's Avatar
 
Join Date: Oct 2009
Location: Brisbane, Australia
well if you put the fifo after the flipflop, where will you connect the masterclock that goes back to the source? to the flipflop? because the reclocked output of the fifo will not make sense to the source/transport with a flipflop in between
  Reply With Quote
Old 9th May 2012, 12:11 PM   #483
regal is offline regal  United States
diyAudio Member
 
Join Date: Jan 2004
Location: MD
Quote:
Originally Posted by iancanada View Post
Upgrading job finished finally. Two weekends were killedJ. New version will include the following features:

1. Optional 32bit left-justified output format support
Reason of this feature: To integrate FIFO with some DSPs or DACs which do not accept I2S input, for example, PMD100, SM5842, SM5843…
.
So to plug into a PMD100 we need a 256fs or 384fs clock (per the datasheet), is it as simple as replacing the 512fs clock that comes with the single clock board with a 11289.6mhz clock in order to use the PMD100, if not why the move to 512fs for the single clock (rbcd version) ?
  Reply With Quote
Old 9th May 2012, 12:19 PM   #484
PET-240 is offline PET-240  Australia
diyAudio Member
 
Join Date: Feb 2010
Location: Brisbane Northside
Actually qusp I concur, just not sure if the FIFO will take the 5V logic the 1543 uses. Hence saying ask Ian. Also agree it can't be all things to all people, but best we find out if it can without a smoke test. Would love to try with my terribledac. Which strangely is pretty good. Go figure!
Such are the joys eh!
Ian can you throw some light here please?

Thankyou linesman, Thankyou ballboys!

Drew.
  Reply With Quote
Old 9th May 2012, 01:17 PM   #485
zinsula is offline zinsula  Switzerland
diyAudio Member
 
zinsula's Avatar
 
Join Date: Mar 2004
Quote:
Originally Posted by regal View Post
[...] is it as simple as replacing the 512fs clock that comes with the single clock board with a 11289.6mhz clock in order to use the PMD100, if not why the move to 512fs for the single clock (rbcd version) ?
If you read Ians post carefully, he writes that 512fs is a jumper selectable additional option. You can stick with 256fs. I do not see a problem...
__________________
If you can't trust your ears, then CLICK HERE
  Reply With Quote
Old 9th May 2012, 01:31 PM   #486
Account disabled at member's request
 
Join Date: Aug 2007
Quote:
Originally Posted by qusp View Post
well if you put the fifo after the flipflop, where will you connect the masterclock that goes back to the source? to the flipflop? because the reclocked output of the fifo will not make sense to the source/transport with a flipflop in between
Hi

MCLK does not go through the 74HC so this is one of the reasons why I'm wondering if it will work. I was thinking the MCLK would either be a problem or simply the fifo would not make much difference.

For example, the output of a WM8805 will not work into SRC4192/WM8741 y2 DAC if mclk is connected; only data, bclk, lrclk is necessary. Gnd is already shared through the psu.

I was also thinking that 16 ICs would create issues.

I can't see much point in putting it before the 74HC because I think this would negate much of the benefit.

I hadn't even thought of the logic levels.

Should I even try ?

Thanks for the help,

Tom
  Reply With Quote
Old 9th May 2012, 02:08 PM   #487
regal is offline regal  United States
diyAudio Member
 
Join Date: Jan 2004
Location: MD
Quote:
Originally Posted by zinsula View Post
If you read Ians post carefully, he writes that 512fs is a jumper selectable additional option. You can stick with 256fs. I do not see a problem...
Thanks but it looks like the PMD100 has the same 5VTLL requirements, needs 2.4V high min and 0.5 low min for logic input. Looks to be the same issue as the TDA1543
  Reply With Quote
Old 9th May 2012, 02:32 PM   #488
PET-240 is offline PET-240  Australia
diyAudio Member
 
Join Date: Feb 2010
Location: Brisbane Northside
This is where the fun sets in, have a geezer at the 1543 datasheet, see if you can use normal 3.3v logic, if 2.4v is the high minimum, it should be ok, the other though is check the current dac, the 74hc should have a 5v supply. See if it will run with a 3.3v supply. If the dac does and sounds the same on its current config, then the FIFO will be ok I reckon. If not, ask Ian whether the FIFO supports 5v logic out. Going by everything else The Man has done, it wouldn't shock me he has it covered. If not perhaps the FIFO output clock can also run the flip flop for the 5v change?
It "may" be as simple as a reg to the output. That "may" is speculation not fact.

And Tom, you have a pm.

Night night,

Drew.
  Reply With Quote
Old 9th May 2012, 04:41 PM   #489
Account disabled at member's request
 
Join Date: Aug 2007
Hi,

TDA1543 digital input current is spec'd at low (0.8V) -0.4mA to high (2.0V) 20uA on page 7. I can't see any other info re input levels.

I'll get the DMM on the 74HC tomorrow and see what's up.

Thanks,

Tom
  Reply With Quote
Old 9th May 2012, 05:28 PM   #490
qusp is offline qusp  Australia
diyAudio Member
 
qusp's Avatar
 
Join Date: Oct 2009
Location: Brisbane, Australia
Quote:
Originally Posted by PET-240 View Post
This is where the fun sets in, have a geezer at the 1543 datasheet, see if you can use normal 3.3v logic, if 2.4v is the high minimum, it should be ok, the other though is check the current dac, the 74hc should have a 5v supply. See if it will run with a 3.3v supply. If the dac does and sounds the same on its current config, then the FIFO will be ok I reckon. If not, ask Ian whether the FIFO supports 5v logic out. Going by everything else The Man has done, it wouldn't shock me he has it covered. If not perhaps the FIFO output clock can also run the flip flop for the 5v change?
It "may" be as simple as a reg to the output. That "may" is speculation not fact.

And Tom, you have a pm.

Night night,

Drew.
not sure about the dac side as i'm not really familiar with these old hands, but no, the fifo itself does not and will not support 5v, however Ian is working on this for the level shifting daughterboard, but thats a ways off

any reason why we are covering this ground all over again? (not directed at you specifically)

Last edited by qusp; 9th May 2012 at 05:34 PM.
  Reply With Quote

Reply


Hide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
XMOS-based Asynchronous USB to I2S interface Lorien Digital Source 2245 Yesterday 01:54 PM
exaU2I - Multi-Channel Asynchronous USB to I2S Interface exa065 exaDevices 1357 3rd March 2014 09:51 PM
DAC chip selection + I2S jitter questions drwho9437 Digital Line Level 2 26th July 2010 01:50 PM
Simple FIFO to I2S CPLD, for MCU players / reclocking KOON3876 Digital Line Level 21 19th September 2008 05:00 PM
asynchronous reclocking and low jitter clocks ash_dac Digital Source 3 8th February 2005 10:22 AM


New To Site? Need Help?

All times are GMT. The time now is 03:39 AM.


vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2014 DragonByte Technologies Ltd.
Copyright 1999-2014 diyAudio

Content Relevant URLs by vBSEO 3.3.2