Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter - Page 38 - diyAudio
Go Back   Home > Forums > Source & Line > Digital Line Level

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 16th April 2012, 09:43 PM   #371
diyAudio Member
 
andrea_mori's Avatar
 
Join Date: Jan 2005
Location: Italy
Quote:
Originally Posted by iancanada View Post
Hi Andrea,
1. For sure, you can take I2S signals from CD Pro and you don't need any re-clocking before feeding into FIFO. It is 'redundant' . Because FIFO will isolate all the input jitter.
2. Interfacing I2S with PCM63, you have to use a little converter board. PCM63 do not directly support i2S.
3. From 5842 doc, I found it do not support i2S input. It's kind of 'SONY' format. In this case, maybe you need a special version of FIFO to output that format.
Can you implement that format?
I would like to buy the kit to feed SM5842, in oversampling PCM63 DAC.

Andrea
  Reply With Quote
Old 17th April 2012, 02:37 AM   #372
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Quote:
Originally Posted by zinsula View Post
I think your timing diagram for the AD DAC's look good, Ian.

If I might suggest one more thing:
Would it be possible to create a second DATA line per channel, which has the bits inverted?
Would be cool...easening a balanced DAC design. PCM1704 adopters don't need it though....
Hi my friend. We got same idea! I was planning to include inverted data signals for both of the channel just in case somebody need running the DAC at mono mode. I'll use a 8 bit low jitter GHZ flip-flop for re-clocking which will have enough lines for all the signals.
Cheers,
__________________
Ian GBV - I2S to PCM converter board & FIFO KIT
http://www.diyaudio.com/forums/group...ml#post3662743
  Reply With Quote
Old 17th April 2012, 02:47 AM   #373
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Quote:
Originally Posted by andrea_mori View Post
Can you implement that format?
I would like to buy the kit to feed SM5842, in oversampling PCM63 DAC.

Andrea
Hi Andrea,
I'm thinking about out how to upgrade the verilogHDL software of my FIFO. Which will include the optional left-justify(sony format) output for working with some digital filter. The optional left-justify and right-justify input, maybe. Just hope it could catch up with the second GB run. Hardware will keep no change.
Regards,
__________________
Ian GBV - I2S to PCM converter board & FIFO KIT
http://www.diyaudio.com/forums/group...ml#post3662743
  Reply With Quote
Old 17th April 2012, 07:41 AM   #374
zinsula is offline zinsula  Switzerland
diyAudio Member
 
zinsula's Avatar
 
Join Date: Mar 2004
Quote:
Originally Posted by iancanada View Post
[...]I was planning to include inverted data signals for both of the channel just in case somebody need running the DAC at mono mode.[...]
Great!

Quote:
Originally Posted by iancanada View Post
[...]I'll use a 8 bit low jitter GHZ flip-flop for re-clocking which will have enough lines for all the signals.[...]
Isn't that a bit dangerous regarding cross coupling of the signals, and introducing jitter this way?
For the data lines, i see no problem at all, but for LE and BCK perhaps?
__________________
If you can't trust your ears, then CLICK HERE
  Reply With Quote
Old 17th April 2012, 11:07 AM   #375
diyAudio Member
 
andrea_mori's Avatar
 
Join Date: Jan 2005
Location: Italy
Quote:
Originally Posted by iancanada View Post
Hi Andrea,
I'm thinking about out how to upgrade the verilogHDL software of my FIFO. Which will include the optional left-justify(sony format) output for working with some digital filter. The optional left-justify and right-justify input, maybe. Just hope it could catch up with the second GB run. Hardware will keep no change.
Regards,
Ian,

I would like to order FIFO kit, but I'm a bit confused.
As I said I want to feed FIFO kit directly from CD PRO I2S, then I would like to take I2S output and MCLK and feed digital filter NPC SM5842.
You tell me that SM5842 do not accept I2S format data, while Rregal in a previous post said that it can do it.
I found on the web the attached schematics that interface I2S with 5842, so I believe you're right.

BTW do you think that I can feed 5842 using this schematics?
If yes, do I need FIFO board only?
What frequency oscillator?

Anyone can help me?

Thanks in advance
Andrea
Attached Images
File Type: png schema.png (74.8 KB, 442 views)
  Reply With Quote
Old 17th April 2012, 12:52 PM   #376
vzs is offline vzs  Europe
diyAudio Member
 
Join Date: Dec 2005
Location: Cluj-Napoca, Romania
Quote:
Originally Posted by iancanada View Post
I attatched the updated timing plots, taking example for both AD1865 and PCM17xx. Let me know for any problem.

*please don't care about the LL,LR signals at the next word, I forgot changing them on the plots.
They look good to me.

I don't want to split hairs about stop clock mode of PCM17XX but during conversion of a PCM1704 the clock will still run. To have a non-plus-ultra converter another stop clock timing is needed where the bit clock is stopped 2 cycles after the latch goes down, I think.

One more note: for the running clock mode I think the attached timing is good for all the mentioned DACs. What do you think?

I almost forgot I would also need and inverted data signal as the single ended preamp after my I/V inverts the phase. Nice idea to support it

Thanks.Zsolt
Attached Images
File Type: jpg I2SConversion Running clock mode.jpg (141.5 KB, 428 views)
  Reply With Quote
Old 17th April 2012, 01:48 PM   #377
vzs is offline vzs  Europe
diyAudio Member
 
Join Date: Dec 2005
Location: Cluj-Napoca, Romania
Quote:
Originally Posted by iancanada View Post
Hi Andrea,
I'm thinking about out how to upgrade the verilogHDL software of my FIFO. Which will include the optional left-justify(sony format) output for working with some digital filter. The optional left-justify and right-justify input, maybe. Just hope it could catch up with the second GB run. Hardware will keep no change.
Regards,
Some hair splitting to prevent confusion about formats: the sony format is right-justified format (aka LSB-Jusitifed). I checked several digital filters and at least the Nippon Precision's SM58XX, DF1704 and PMD100 support this right-justified format.

I wish I know Verilog/VHDL; it would had helped me alot
  Reply With Quote
Old 17th April 2012, 01:54 PM   #378
zinsula is offline zinsula  Switzerland
diyAudio Member
 
zinsula's Avatar
 
Join Date: Mar 2004
Quote:
Originally Posted by vzs View Post
[...]One more note: for the running clock mode I think the attached timing is good for all the mentioned DACs. What do you think?[...]
Not sure what you mean with running clock mode. The timing is OK, if you use right justified data.

But...for AD1865 and AD1862, I really would advise to stop the clock in any case before the LE line goes low. It will improve jitter performance and would be the preferred method when this logic is feeded with left justified I2S data (as is output from FIFO).
__________________
If you can't trust your ears, then CLICK HERE
  Reply With Quote
Old 17th April 2012, 02:25 PM   #379
vzs is offline vzs  Europe
diyAudio Member
 
Join Date: Dec 2005
Location: Cluj-Napoca, Romania
Quote:
Originally Posted by zinsula View Post
Not sure what you mean with running clock mode. The timing is OK, if you use right justified data.

But...for AD1865 and AD1862, I really would advise to stop the clock in any case before the LE line goes low. It will improve jitter performance and would be the preferred method when this logic is feeded with left justified I2S data (as is output from FIFO).
I meant a format with a continuously running bit clock, which is the basic operation mode of the DACs we discussed so far - that's why I think we should have it.
  Reply With Quote
Old 17th April 2012, 02:43 PM   #380
zinsula is offline zinsula  Switzerland
diyAudio Member
 
zinsula's Avatar
 
Join Date: Mar 2004
So you mean to have it as an optionally selectable format, as would be the stopped clock operation?
Then it's OK of course :-)
__________________
If you can't trust your ears, then CLICK HERE
  Reply With Quote

Reply


Hide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
XMOS-based Asynchronous USB to I2S interface Lorien Digital Source 2156 Today 12:27 AM
exaU2I - Multi-Channel Asynchronous USB to I2S Interface exa065 exaDevices 1357 3rd March 2014 08:51 PM
DAC chip selection + I2S jitter questions drwho9437 Digital Line Level 2 26th July 2010 12:50 PM
Simple FIFO to I2S CPLD, for MCU players / reclocking KOON3876 Digital Line Level 21 19th September 2008 04:00 PM
asynchronous reclocking and low jitter clocks ash_dac Digital Source 3 8th February 2005 09:22 AM


New To Site? Need Help?

All times are GMT. The time now is 05:50 AM.


vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2014 DragonByte Technologies Ltd.
Copyright 1999-2014 diyAudio

Content Relevant URLs by vBSEO 3.3.2