|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Line Level DACs, Digital Crossovers, Equalizers, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
![]() |
|
|
Thread Tools | Search this Thread |
|
|
#301 |
|
diyAudio Member
Join Date: Mar 2010
|
|
|
|
|
#302 | |
|
diyAudio Member
|
Quote:
Thanks,
__________________
Ian - FIFO KIT & Si570 Clock Board GBIV http://www.diyaudio.com/forums/group...ml#post3372684 |
|
|
|
|
#303 |
|
diyAudio Member
Join Date: Mar 2004
|
As the async USB is kind of "decoupled" from the source, there should be no need to pass the data though anoter FIFO.
But with the dual clock board, some nice thing could be done perhaps.
__________________
If you can't trust your ears, then CLICK HERE |
|
|
|
#304 |
|
diyAudio Member
Join Date: Oct 2004
|
Hi Ian,
In post 54 you said: "6. Output the MCLK and I2S signals directly without passing through FIFO;" What does this mean?
__________________
www.hifiduino.wordpress.com |
|
|
|
#305 |
|
diyAudio Member
Join Date: Oct 2004
|
Also, no Potato Semi flip-flop in the shipping versions of the board?
__________________
www.hifiduino.wordpress.com |
|
|
|
#306 |
|
diyAudio Member
|
That means MCLK and I2S signals are output from clock board finially, not directly output form FPGA/CPLD which usually comes with much more jitter.
__________________
Ian - FIFO KIT & Si570 Clock Board GBIV http://www.diyaudio.com/forums/group...ml#post3372684 |
|
|
|
#307 | |
|
diyAudio Member
|
Quote:
I gave Ghz flip-flop a try on my dual clock boare prototype version 2.0. However, since prototype V3.0, I switched to 3 NXP PicoGate flip-flops. You may find them from pictures on my previous post since Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter P17, as well as from the pictures on the GB thread Both 600Mhz Potato flip-flop and 550Mhz PicoGate flip-flops sounds great. They did perfect job on re-clocking. The only reason was Potato is a very small company, sourcing from a big company make me feel better on quality control because of my long time medical grade design experience. I still have a couple of prototype 2.0 empty pcb. I can give you one of them for free if you want to try it again by yourself. Have a good night.
__________________
Ian - FIFO KIT & Si570 Clock Board GBIV http://www.diyaudio.com/forums/group...ml#post3372684 Last edited by iancanada; 21st March 2012 at 02:16 AM. |
|
|
|
|
#308 |
|
diyAudio Member
Join Date: Oct 2004
|
Hi Ian, thanks for the clarification. The only reason I ask is because I started reading the thread with more attention and then went over the literature over at Potato Semi and got all excited about the technology. Then I went to look for the chip on the clock board and I didn't find it. :-)
I don't think I'll take your offer for a PCB because I can't solder at that fine scale. I'll ruin the board. In any case, I put up some pictures over at my blog. Let me know if what I said is accurate.
__________________
www.hifiduino.wordpress.com |
|
|
|
#309 |
|
diyAudio Member
Join Date: Jan 2004
Location: Montreal
|
Hello,
I was not following the thread for a while. If for some reason there would be more kits, I'd have one of each boards. Thanks, MF |
|
|
|
#310 |
|
diyAudio Member
Join Date: Jun 2007
|
FYI
Interesting startup in the oscillator market Accusilicon, we make ultra-low phase noise XO/VCXO/TCXO ICs their XO clocks product reported as 12KHz-20MHz RMS jitter: <50fs (122.88MHz) Last edited by gvelim; 27th March 2012 at 11:18 PM. |
|
![]() |
| Thread Tools | Search this Thread |
|
|
|
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| XMOS-based Asynchronous USB to I2S interface | Lorien | Digital Source | 1714 | 11th May 2013 03:43 PM |
| exaU2I - Multi-Channel Asynchronous USB to I2S Interface | exa065 | exaDevices | 1303 | 10th May 2013 05:19 PM |
| DAC chip selection + I2S jitter questions | drwho9437 | Digital Line Level | 2 | 26th July 2010 12:50 PM |
| Simple FIFO to I2S CPLD, for MCU players / reclocking | KOON3876 | Digital Line Level | 21 | 19th September 2008 04:00 PM |
| asynchronous reclocking and low jitter clocks | ash_dac | Digital Source | 3 | 8th February 2005 09:22 AM |
| New To Site? | Need Help? |
| Page generated in 0.55822 seconds (100.00% PHP - 0% MySQL) with 10 queries |