Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter - Page 253 - diyAudio
Go Back   Home > Forums > Source & Line > Digital Line Level

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 2nd March 2013, 12:03 PM   #2521
Can you say Audio?
diyAudio Member
 
Join Date: Aug 2011
Location: Aurora, Colorado
I believe as Ian has noted re: capacitors/Si570, much of what we're hearing (at this level) are component choices. Amazing really. That's my subjective sense; I have no means of measuring the jitter of each clock board. But I am sonically sensitive to the effects of jitter. That tells me these two are very close, with the dual clock board being very slightly better. When I supply the Si570 via battery, I expect to close that (very small) gap.
  Reply With Quote
Old 2nd March 2013, 02:14 PM   #2522
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Quote:
Originally Posted by regal View Post
either permutation is so superior to anything our ears have ever heard with regard to jitter performance it just amazes me that you are hearing differences. I mean at this level, jitter should be completely out of the question. Very odd. Makes me think oscillation/intererfance or some other rf phenomenom is occuring.
Hi regal,

Yes, that's very interesting. I might be wrong, But I think jitter is very similar to FM modulation. MCLK is the carry frequency. Even we got same jitter level from different clock, as if the same amplitude of the modulating signal, but the modulating signal itself may different, for example, music and news are different, even different music.

We are more focus on the jitter numbers. But few people is talking about the characteristics or properties of jitter itself. I believe that really making difference.

Have a nice weekend.

Ian
__________________
Ian GBV - I2S to PCM converter board & FIFO KIT
http://www.diyaudio.com/forums/group...ml#post3662743
  Reply With Quote
Old 2nd March 2013, 02:24 PM   #2523
qusp is offline qusp  Australia
diyAudio Member
 
qusp's Avatar
 
Join Date: Oct 2009
Location: Brisbane, Australia
but isnt it just like 2 stupidly low amounts of wow/flutter?
  Reply With Quote
Old 2nd March 2013, 02:47 PM   #2524
Can you say Audio?
diyAudio Member
 
Join Date: Aug 2011
Location: Aurora, Colorado
Yes, and THAT is pretty awesome :-)
  Reply With Quote
Old 3rd March 2013, 12:39 AM   #2525
diyAudio Member
 
Join Date: Feb 2010
Location: Gdansk
After a long day listening I came to the conclusion that I dont like MLCC caps at the TPS output reg. They give some artifacts to sound. So just replaced 4x10uF MLCC with 10x1 uF/63 film caps. They does not fit on the board ofc, but I very like changes in sound. Midrange and highs are clear and sweet now, huge soundstage, nothing annoys me so far. The best setup for me since got fifo kit.
  Reply With Quote
Old 3rd March 2013, 07:10 AM   #2526
TNT is offline TNT  Sweden
diyAudio Member
 
TNT's Avatar
 
Join Date: Apr 2003
Location: Sweden
Picture and make of caps would be interesting.

/
  Reply With Quote
Old 3rd March 2013, 10:45 AM   #2527
diyAudio Member
 
Join Date: Nov 2002
Location: Cologne, Germany
Quote:
Originally Posted by MisterRogers View Post
I believe as Ian has noted re: capacitors/Si570, much of what we're hearing (at this level) are component choices. Amazing really. That's my subjective sense; I have no means of measuring the jitter of each clock board. But I am sonically sensitive to the effects of jitter. That tells me these two are very close, with the dual clock board being very slightly better. When I supply the Si570 via battery, I expect to close that (very small) gap.
After installing the fifo, I figured that component changes not only around the clock and the fifo is much more audible, but everywhere, as well in the i/v conversion and tube output stage. The fifo brought me a huge step forward to understand where in my setup are the remaining mistakes....the impression of realismn, transparency and attitudes which I knew only from big, heavy turntables before.
  Reply With Quote
Old 3rd March 2013, 06:39 PM   #2528
diyAudio Member
 
Join Date: Apr 2002
Location: Poland
Hi , i`ve got problem (?) - with BIIISE in synchronous mode +FIFO,isolator,Si_XO board output level (analog) is much lower . In asynchronous mode everything is OK.... the sound in synchro mode is rather "thin" , it lacks "body" . anybody else ?
I suspect BIII SE - it looks like this : Buffalo2-Sabre32 DAC MEGA Test | H i F i D U I N O (1 test result) ...
  Reply With Quote
Old 3rd March 2013, 09:09 PM   #2529
diyAudio Member
 
Join Date: Feb 2010
Location: Gdansk
It's fascinating how Si board is sensitive to power regs In my last setup I am using single Kemet polymer cap 100u/16v and it's best option so far. While testing TPS board i want build "Salas style" local shunt. Initial sims are promising. Iam using Kemet caps models.
Attached Images
File Type: jpg zout.jpg (607.8 KB, 376 views)
File Type: jpg noise.jpg (607.4 KB, 364 views)
File Type: jpg PSRR.jpg (671.3 KB, 355 views)
File Type: jpg TEMPCO.jpg (522.8 KB, 332 views)
File Type: jpg loopGain.jpg (631.4 KB, 240 views)
  Reply With Quote
Old 3rd March 2013, 10:13 PM   #2530
Bunpei is offline Bunpei  Japan
diyAudio Member
 
Join Date: Aug 2008
Quote:
Originally Posted by sernikus View Post
Hi , i`ve got problem (?) - with BIIISE in synchronous mode +FIFO,isolator,Si_XO board output level (analog) is much lower . In asynchronous mode everything is OK....
Are you using the MCU on board TPA Buffalo III SE? How is your power on sequence? Before you turn power of BIIISE on, your synchronous master clock must be supplied to the ES9018 device so that the chip can receive initial register setting commands sent from MCU via internal I2C bus. Otherwise, ES9018 starts with its hardware defaults that lack input redirections.
In the case of Buffalo III, any manual DIP switch change triggered a whole register setting again and that enabled a normal operation.
  Reply With Quote

Reply


Hide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
XMOS-based Asynchronous USB to I2S interface Lorien Digital Source 2157 Today 07:02 AM
exaU2I - Multi-Channel Asynchronous USB to I2S Interface exa065 exaDevices 1357 3rd March 2014 08:51 PM
DAC chip selection + I2S jitter questions drwho9437 Digital Line Level 2 26th July 2010 12:50 PM
Simple FIFO to I2S CPLD, for MCU players / reclocking KOON3876 Digital Line Level 21 19th September 2008 04:00 PM
asynchronous reclocking and low jitter clocks ash_dac Digital Source 3 8th February 2005 09:22 AM


New To Site? Need Help?

All times are GMT. The time now is 11:47 AM.


vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2014 DragonByte Technologies Ltd.
Copyright 1999-2014 diyAudio

Content Relevant URLs by vBSEO 3.3.2