|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Line Level DACs, Digital Crossovers, Equalizers, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
![]() |
| Thread Tools | Search this Thread |
|
|
#241 | |
|
Sometimes a square peg fits a round hole just fine
diyAudio Member
|
Quote:
where did you get the A123? that particular model is the most pirated and if you didnt buy it direct from A123 or an official a123 reseller, of which there are maybe 2, then you have fake or grey market there. |
|
|
|
|
#242 | |
|
diyAudio Member
|
Quote:
.Ian |
|
|
|
|
#243 |
|
Sometimes a square peg fits a round hole just fine
diyAudio Member
|
hehe latte fine? yes those are the ones, they should fit the other Crystek (sp) parts too. flying wires on a master clock seems about the worst thing you could do. while you were at it, did you get a chance to scope out these sorts of differences? maybe these things arent all as meaningful as you would think.
|
|
|
|
#244 |
|
diyAudio Member
|
Demian posted a low noise regulator here: http://www.diyaudio.com/forums/digital-line-level/192465-asynchronous-i2s-fifo-project-ultimate-weapon-fight-jitter-11.html, which was specialized for powering the oscillators.
I did some quick simulation yesterday. I was mainly focused on PSRR simulation. I don’t expect the load response performance because of the LPF on the feedback pass. 1. The first simulation shows the PSRR was 1dB at 1Hz and 10dB at 10Hz. The voltage drops on Q1 was too low and Sziklai pair didn’t run at optimized range. 2. I raised the DC input to 7V, see the second simulation, the PSRR went 90dB at 1Hz, very good low range. However, it dropped to 52dB around 12Hz. There might be a pole. 3. I remove C5, see the third simulation. We got perfect PSRR, greater than 80dB throughout 1Hz to 1.1 MHz. 4. I got the noise simulation spectrums, yes, it’s very low. 5. The power up time was 600ms, any way, we need making some compromise. Some possible notes, 1. The main noise contribution would be the input, especially for the high frequency noise, because the PSRR start dropping below 60dB from 6 MHz. 2. Only suitable for static load (resistor load). The LPF corner frequency is too low. 3. Be careful the low frequency (below LPF) 1/f noise from voltage reference, I don't think it was included in the SPICE model. Ian Last edited by iancanada; 5th February 2012 at 05:33 AM. |
|
|
|
#245 |
|
diyAudio Member
|
The model for the TL431 will oscillate at low frequencies if C5 is less than 20 uF if present. The actual part in this application shows no signs of oscillation. The model is not fully representative of the part. It might be better to think of the TL431 as a servo steering the output voltage to the target. The circuit works fine with a resistor divider for the reference voltage, but won't compensate for line, load and thermal effects.
It does work well with a 5V input. I'm surprised you are getting different results. It may be the TL431 model. I can assure you it works pretty well when built with the parts as shown. I'll play with the sym some more and also try to get a working regulator to misbehave.
__________________
Demian Martin Product Design Services |
|
|
|
#246 |
|
diyAudio Member
|
I have updated the circuit adding the stabilization necessary for the LT1431 model to get it to work. I'll check the real circuit later today to see if there is evidence of the instability. In this form the isolation is quite good up to 1 MHz. Above that the capacitance across the active devices shunts any isolation. Small inductors or ferrite beads would be the appropriate enhancement.
Changing R3 from 100 Ohms to 2200 Ohms doesn't degrade the performance and reduced the extra current significantly (-8 mA). The output impedance goes up but that isn't important for powering a crystal oscillator. I don't know if the file is compatible with your simulator but the changes should be pretty easy to map across. There is more discussion about this circuit here: Open-source USB interface: Audio Widget
__________________
Demian Martin Product Design Services |
|
|
|
#247 | |
|
diyAudio Member
|
Quote:
|
|
|
|
|
#248 |
|
diyAudio Member
|
Attached files are the updated V1.0 techincal documents.
Ian |
|
|
|
#249 |
|
Sometimes a square peg fits a round hole just fine
diyAudio Member
|
hey Ian, got the adapters yesterday thanks mate. i just bought cchd957 yesterday just in the 22.1x for starters till i get around to working something out with the DsPLL and i plan to play with your boards this weekend if time permits
|
|
|
|
#250 |
|
diyAudio Member
|
|
|
![]() |
| Currently Active Users Viewing This Thread: 2 (0 members and 2 guests) | |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| XMOS-based Asynchronous USB to I2S interface | Lorien | Digital Source | 836 | Today 05:42 PM |
| exaU2I - Multi-Channel Asynchronous USB to I2S Interface | exa065 | exaDevices | 1111 | Today 03:36 PM |
| DAC chip selection + I2S jitter questions | drwho9437 | Digital Line Level | 2 | 26th July 2010 12:50 PM |
| Simple FIFO to I2S CPLD, for MCU players / reclocking | KOON3876 | Digital Line Level | 21 | 19th September 2008 04:00 PM |
| asynchronous reclocking and low jitter clocks | ash_dac | Digital Source | 3 | 8th February 2005 09:22 AM |
| New To Site? | Need Help? |
| Page generated in 0.13487 seconds (50.57% PHP - 49.43% MySQL) with 11 queries |