Go Back   Home > Forums > >
Home Forums Rules Articles diyAudio Store Blogs Gallery Wiki Register Donations FAQ Calendar Search Today's Posts Mark Forums Read

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 23rd February 2013, 01:56 AM   #2471
nvduybom is offline nvduybom  Viet Nam
diyAudio Member
 
nvduybom's Avatar
 
Join Date: Aug 2009
Location: Da Nang, Viet Nam
Quote:
Originally Posted by vd-two View Post
Ian, what configuration of optional control signals output port (J13, pins 2 and 3 - FIFO board) if Dual XO board in dual speed mode (XO-s 45.1584 and 49.1520 MHz) ?
Thanks.
Vladimir
I read in DoubleSpeedMode manual :
"1. The FIFO board will work with the Dual XO Clock Board in double speed mode automatically without need any additional setting " .
__________________
http://www.vnav.vn/forum
  Reply With Quote
Old 23rd February 2013, 03:47 AM   #2472
iancanada is offline iancanada  Canada
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Quote:
Originally Posted by nvduybom View Post
I read in DoubleSpeedMode manual :
"1. The FIFO board will work with the Dual XO Clock Board in double speed mode automatically without need any additional setting " .
Correct answer, thanks nvduybom!

Quote:
Originally Posted by vd-two View Post
Ian, what configuration of optional control signals output port (J13, pins 2 and 3 - FIFO board) if Dual XO board in dual speed mode (XO-s 45.1584 and 49.1520 MHz) ?
Thanks.
Vladimir
J13 reserved for future application, has nothing to do with double speed mode

Ian
  Reply With Quote
Old 23rd February 2013, 04:19 AM   #2473
hochopeper is offline hochopeper  Australia
diyAudio Member
 
Join Date: Feb 2009
Location: Brisbane, Australia
I think we've misunderstood vd-two's question guys, I didn't get it until just now, re-reading the FIFO manual.

J13 is the output port to monitor *FS currently used, is this the same in 'normal' and 'double speed' modes? He isn't asking about setting the double speed mode, but how to use the J13 port to monitor while the FIFO is set for double speed, the current version of manual has missed this configuration by the looks.

The Page 6 of the FIFO manual shows this lookup table for J13 pin 2 and 3:

Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter-screenshot_23_02_13_3_18_pm-jpg


Is it fair to guess that 0, 0 might indicate 1024*Fs? This would be consistent with the LED status notifications so would make sense, I think.


Cheers,
Chris
Attached Images
File Type: jpg Screenshot_23_02_13_3_18_PM.jpg (49.6 KB, 1074 views)

Last edited by hochopeper; 23rd February 2013 at 04:33 AM.
  Reply With Quote
Old 23rd February 2013, 09:32 AM   #2474
vd-two is offline vd-two  Ukraine
diyAudio Member
 
vd-two's Avatar
 
Join Date: Nov 2004
Location: Mariupol
hochopeper, you're right. The question was about it.
  Reply With Quote
Old 24th February 2013, 06:10 AM   #2475
vd-two is offline vd-two  Ukraine
diyAudio Member
 
vd-two's Avatar
 
Join Date: Nov 2004
Location: Mariupol
In my project I need to change the digital filter dividers depending on the sample rate and MCLK frequency. J13 can be used to control.
  Reply With Quote
Old 24th February 2013, 06:36 AM   #2476
hochopeper is offline hochopeper  Australia
diyAudio Member
 
Join Date: Feb 2009
Location: Brisbane, Australia
I think Ian's busy getting GB orders filled so his usual speedy and detailed replies aren't possible while he has the higher workload, give him time

With the FIFO alone you'll have trouble working out the MCLK freq, I haven't seen an easy way to determine MCLK used on the DualXO board without having knowledge provided by the transport. I'd also be concerned about the speed at which you need to change the digital filters, the FIFO notification may come too late? If you tell us more about your source and project I could make some other suggestions while we wait for Ian to confirm my suspicion above (that both signals OFF = 1024*FS).
  Reply With Quote
Old 24th February 2013, 10:29 AM   #2477
dvb projekt is offline dvb projekt  Germany
diyAudio Member
 
dvb projekt's Avatar
 
Join Date: Feb 2009
Location: Willich, Germany
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Hi Ian, hi Chris,

please add the needed current from each single module to the wiki page.

It would be a great help for those, who would like to use external shunt regulators e.g. Salas SSLV.

With the data we could set the correct shunt current value.

Thanks in advance,
Oliver
__________________
Reference TDA1541A DAC project PCBs / Tube-I-zator PCB
Stock status in my Blog
  Reply With Quote
Old 24th February 2013, 12:35 PM   #2478
nvduybom is offline nvduybom  Viet Nam
diyAudio Member
 
nvduybom's Avatar
 
Join Date: Aug 2009
Location: Da Nang, Viet Nam
Quote:
Originally Posted by dvb-projekt View Post
Hi Ian, hi Chris,

please add the needed current from each single module to the wiki page.

It would be a great help for those, who would like to use external shunt regulators e.g. Salas SSLV.

With the data we could set the correct shunt current value.

Thanks in advance,
Oliver
I measured the current for each moudle :
FIFO: 15mA
SPDIF:40mA
DualClock: 45-50mA

Cheer,

Van Duy
__________________
http://www.vnav.vn/forum
  Reply With Quote
Old 24th February 2013, 12:54 PM   #2479
crobbins5421 is offline crobbins5421  United States
diyAudio Member
 
Join Date: Nov 2007
Location: Minnesota
Quote:
Originally Posted by dvb-projekt View Post
Hi Ian, hi Chris,

please add the needed current from each single module to the wiki page.

It would be a great help for those, who would like to use external shunt regulators e.g. Salas SSLV.

With the data we could set the correct shunt current value.

Thanks in advance,
Oliver
Hi Oliver,

I made two modifications to your (Salas) 5V shunt board. One was to lower the current limiting resistor to 3.9R (Kiwame) and the other was to add a 1N400X diode between the two LED's. The end result gives me ~6V and 500mA. This was the recommended power supply values Ian listed in the FIFO manual.

And...it sounds wonderful.
  Reply With Quote
Old 24th February 2013, 12:56 PM   #2480
crobbins5421 is offline crobbins5421  United States
diyAudio Member
 
Join Date: Nov 2007
Location: Minnesota
And one more thing....I had to stack another heat sink on top of each of the current sinks (4 total)
  Reply With Quote

Reply


Asynchronous I2S FIFO project, an ultimate weapon to fight the jitterHide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off

Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
XMOS-based Asynchronous USB to I2S interface Lorien Digital Line Level 3158 Yesterday 07:49 PM
exaU2I - Multi-Channel Asynchronous USB to I2S Interface exa065 exaDevices 1375 4th March 2017 07:58 PM
DAC chip selection + I2S jitter questions drwho9437 Digital Line Level 2 26th July 2010 12:50 PM
Simple FIFO to I2S CPLD, for MCU players / reclocking KOON3876 Digital Line Level 21 19th September 2008 04:00 PM
asynchronous reclocking and low jitter clocks ash_dac Digital Source 3 8th February 2005 09:22 AM


New To Site? Need Help?

All times are GMT. The time now is 06:05 AM.


Search Engine Optimisation provided by DragonByte SEO (Pro) - vBulletin Mods & Addons Copyright © 2017 DragonByte Technologies Ltd.
Resources saved on this page: MySQL 15.00%
vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2017 DragonByte Technologies Ltd.
Copyright ©1999-2017 diyAudio
Wiki