Go Back   Home > Forums > >
Home Forums Rules Articles diyAudio Store Blogs Gallery Wiki Register Donations FAQ Calendar Search Today's Posts Mark Forums Read

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 10th February 2013, 02:03 PM   #2341
iancanada is offline iancanada  Canada
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Quote:
Originally Posted by karvid View Post
I just started my BIIIse together with the Asynchronous I2S FIFO and a dual Clock board.
When I try 192kHz Music and with the MLCK instead of the BIII onboard 100MHz oscillator the BIII don't get a locked signal. I still havn't changed any of the oscillators included in the dual Clock board kit. (with 44.1kHz Music it works great).

It works perfect it I disconnect MLCK and uses the BIII Clock and only the I2S signal from the dual Clock board.

What could be the problem?

Also do anyone have recommendations on what Clocks to use for best performance out from the dual Clock board?


Thanks
Kenneth
I don't have any problem running my BIII at 192KHz with dual xo clock board at 45.xxx/49.xxx MHz XO, or with Si570 clock board. What is your MCLK frequency for now? For ESS DAC running by an external MCLK for sync mode, MCLK frequency has to be greater then 256*Fs at any time, that's the real limitation.

Regards,

Ian
  Reply With Quote
Old 10th February 2013, 06:38 PM   #2342
Nazar_lv is offline Nazar_lv  Europe
diyAudio Member
 
Nazar_lv's Avatar
 
Join Date: Oct 2009
Location: Banderstadt
Send a message via ICQ to Nazar_lv
Quote:
Is the following expression correct?
phase jitter RMS = 0.1 x period jitter pp
no
__________________
"In developing audio devices we can always find creative non standart solutions that will ensure the best sound" (с) S-Audio.Systems
  Reply With Quote
Old 12th February 2013, 07:22 PM   #2343
sernikus is offline sernikus
diyAudio Member
 
Join Date: Apr 2002
Location: Poland
Quote:
Originally Posted by Blitz View Post
....Here are my Listening impressions:

With 22/24 Crystek 957:
Very warm sound overall. Colorful, rich mids. You follow the music easily. Very robust representation. Perfect ? Well...even though it improved a lot, no complaints on dynamics or 3d anymore, it still is a bit hazy, like if you have a tin-foil cap in the signal path than a mundorf silber supreme or better.

....
... hmmm strange... in my case (FIFO+buffalo iiise_IVYIII) in synchro mode with
22.x ,24.x crystek`s i hear thin , cold (but spacious with very good stereo but flat dynamic) sound ... in asynchronous mode (100MHz BIIISE) sound is very impressive - rich and full. better than my previous system - dual mono Opus dac with FIFO .... i think 90MHz is minimum/optimum for Buffalo (Sabre) Dac`s...
  Reply With Quote
Old 13th February 2013, 02:45 PM   #2344
andrea_mori is offline andrea_mori  Italy
diyAudio Member
 
andrea_mori's Avatar
 
Join Date: Jan 2005
Location: Italy
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Just about the clock, this is what I'm going to use in a "dated" system such as a CD transport and a 1541 NOS, reclocking the source.
Phase noise around -135dBc@10hz!
Attached Files
File Type: pdf Andrea Mori - Phase Noise - 13.02.13.pdf (43.0 KB, 92 views)
  Reply With Quote
Old 13th February 2013, 10:32 PM   #2345
Bunpei is offline Bunpei  Japan
diyAudio Member
 
Join Date: Aug 2008
Does the "Kphi: 0.249" mean "Phase Jitter = 0.249 [ps RMS]"?

If it does so, its period jitter p-p estimation value according to glt's approximation is 2.5 [ps P-P]!
  Reply With Quote
Old 14th February 2013, 02:43 AM   #2346
iancanada is offline iancanada  Canada
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Default Si570 Clock Board Users Guide V0.9

Just cooked for GBIV. Let me know for any comment.

Ian
Attached Files
File Type: pdf Si570ClockBoardUsersGuideV0.9.pdf (957.5 KB, 85 views)
  Reply With Quote
Old 14th February 2013, 03:02 AM   #2347
hochopeper is offline hochopeper  Australia
diyAudio Member
 
Join Date: Feb 2009
Location: Brisbane, Australia
Thanks Ian!


I have skim read it just now and noticed two things only:

- Page 5 diagram shows 'isolator board' but the page is dedicated to describing the 'no isolator' connection. I think that diagram should change to 'FIFO board' instead of 'isolator board'.

- Copyright statement at the end of your doc shows 2011, that's soooo two years ago man

Otherwise looks excellent as usual and I'll probably read in more detail tonight some time.


Cheers,
Chris
  Reply With Quote
Old 14th February 2013, 03:19 AM   #2348
qusp is offline qusp  Australia
diyAudio Member
 
qusp's Avatar
 
Join Date: Oct 2009
Location: Brisbane, Australia
first official release is V3.1 lol
  Reply With Quote
Old 14th February 2013, 03:20 AM   #2349
iancanada is offline iancanada  Canada
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Quote:
Originally Posted by hochopeper View Post
Thanks Ian!


I have skim read it just now and noticed two things only:

- Page 5 diagram shows 'isolator board' but the page is dedicated to describing the 'no isolator' connection. I think that diagram should change to 'FIFO board' instead of 'isolator board'.

- Copyright statement at the end of your doc shows 2011, that's soooo two years ago man

Otherwise looks excellent as usual and I'll probably read in more detail tonight some time.


Cheers,
Chris
Thanks Chris, good eye. Corrected. Please wait my V1.0 for the wiki. I'm busy at production now. So far so good. Hopefully I can post GBIV details by this weekend.

Regards,

Ian
  Reply With Quote
Old 14th February 2013, 03:21 AM   #2350
iancanada is offline iancanada  Canada
diyAudio Member
 
iancanada's Avatar
 
Join Date: Dec 2009
Location: Toronto
Asynchronous I2S FIFO project, an ultimate weapon to fight the jitter
Quote:
Originally Posted by qusp View Post
first official release is V3.1 lol
V3.5

Ian
  Reply With Quote

Reply


Asynchronous I2S FIFO project, an ultimate weapon to fight the jitterHide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off

Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
exaU2I - Multi-Channel Asynchronous USB to I2S Interface exa065 exaDevices 1406 4th June 2018 01:47 AM
XMOS-based Asynchronous USB to I2S interface Lorien Digital Line Level 3175 1st April 2018 04:24 PM
DAC chip selection + I2S jitter questions drwho9437 Digital Line Level 2 26th July 2010 12:50 PM
Simple FIFO to I2S CPLD, for MCU players / reclocking KOON3876 Digital Line Level 21 19th September 2008 04:00 PM
asynchronous reclocking and low jitter clocks ash_dac Digital Source 3 8th February 2005 09:22 AM


New To Site? Need Help?

All times are GMT. The time now is 10:51 PM.


Search Engine Optimisation provided by DragonByte SEO (Pro) - vBulletin Mods & Addons Copyright © 2018 DragonByte Technologies Ltd.
Resources saved on this page: MySQL 15.00%
vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2018 DragonByte Technologies Ltd.
Copyright ©1999-2018 diyAudio
Wiki