|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Line Level DACs, Digital Crossovers, Equalizers, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
|
![]() |
| Thread Tools | Search this Thread |
|
|
#12 | |
|
diyAudio Member
|
Quote:
what I'm useing right now for the mclk on the I2S FIFO board is the SMA RF connector. Ian |
|
|
|
|
#13 |
|
diyAudio Member
|
|
|
|
|
#14 |
|
diyAudio Member
Join Date: Jan 2006
Location: Ireland
|
Best of luck with the project - I'm subscribing to this thread!
__________________
Visit www.tirnahifi.org!! |
|
|
|
#15 |
|
diyAudio Member
|
|
|
|
|
#16 |
|
diyAudio Member
Join Date: Oct 2010
|
wow! Ian that is really impressiv how fast this is all going on! I am so surprised and happy about that!) All the best, really excited! Best regards, Florian
|
|
|
|
#17 | |
|
Sometimes a square peg fits a round hole just fine
diyAudio Member
|
Quote:
they really are excellent and handy little connectors, i have also used them just recently for sense/feedback connections for low noise regulators to power my portable dac. see them on my ackodac AKD12P below, makes for really neat compact connections. they were just hooked up randomly for this pic a while ago now before i stuffed the boards Last edited by qusp; 25th July 2011 at 08:10 AM. |
|
|
|
|
#18 |
|
diyAudio Member
|
Functional test was done. Everything seems OK, so far so good. The actual timing is almost as same as the simulation result I did a month ago. Some bugs in the Verilog source code have been fixed. Little bit modification on PCB will be shown at the next version. Here are some details.
1. I2S Timing test 44.1Khz 16bit: PASS 48Khz 16bit: PASS 88.2Khz 24bit: PASS 96Khz 24bit: PASS 192Khz 24bit: PASS 2. Bit perfect test 2^32 times 32bit data comparison, no error found 3. I2S FIFO delay test 0.89s for 44.1K I2S stream between input and output with FIFO depth around half full (could you put up with it?) The attached pictures are the testing result from a logic analyzer. Just for reference. It shows very clear that the input sck and ws has nothing to do with the output sck and ws on timing. The next step gonna be the playing test. Last edited by iancanada; 26th July 2011 at 02:27 AM. |
|
|
|
#19 |
|
Sometimes a square peg fits a round hole just fine
diyAudio Member
|
looks good, though that delay, if needed any time you switched tracks in an album is a bit annoying, though i guess unavoidable?
|
|
|
|
#20 | |
|
diyAudio Member
Join Date: Mar 2002
Location: diepe zuiden
|
Quote:
Think anyone can live with more delay. And with highres material, i guess the 1486 seconds is a lot less... Do you detect "silences" between songs and allow the fifo to go to half full again (remove/add some silence)? But indeed interesting. Seems easier than trying to build an extra pll
__________________
GuidoB |
|
|
![]() |
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| XMOS-based Asynchronous USB to I2S interface | Lorien | Digital Source | 836 | Today 05:42 PM |
| exaU2I - Multi-Channel Asynchronous USB to I2S Interface | exa065 | exaDevices | 1111 | Today 03:36 PM |
| DAC chip selection + I2S jitter questions | drwho9437 | Digital Line Level | 2 | 26th July 2010 12:50 PM |
| Simple FIFO to I2S CPLD, for MCU players / reclocking | KOON3876 | Digital Line Level | 21 | 19th September 2008 04:00 PM |
| asynchronous reclocking and low jitter clocks | ash_dac | Digital Source | 3 | 8th February 2005 09:22 AM |
| New To Site? | Need Help? |
| Page generated in 0.09725 seconds (71.83% PHP - 28.17% MySQL) with 11 queries |