|
Home | Forums | Rules | Articles | diyAudio Store | Blogs | Gallery | Wiki | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
Digital Line Level DACs, Digital Crossovers, Equalizers, etc. |
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
![]() |
|
Thread Tools | Search this Thread |
![]() |
#1611 | |
diyAudio Member
|
Quote:
![]() It's a LeCroy digital osc with 1GHz bandwidth and 8GHz sample rate. Ian
__________________
gitHub:https://github.com/iancanada/DocumentDownload GB2017:http://www.diyaudio.com/forums/group...ml#post5111232 Last edited by iancanada; 4th December 2012 at 02:39 AM. |
|
![]() |
![]() |
#1612 |
diyAudio Member
Join Date: Oct 2009
Location: Brisbane, Australia
|
Ian, is it just me, or does the inverted MCLK show more ringing than normal phase? is this ringing from your probe not being properly terminated or is this potato logic the unterminated driver you mentioned you would place?
secret? hmmm what secret? |
![]() |
![]() |
#1613 |
diyAudio Member
Join Date: Oct 2009
Location: Brisbane, Australia
|
but I have to say with the inverted MCK if we visualize without the ringing, which we can presume is an artifact or the termination of the probe; the wave does look cleaner. in normal MCLK the down stroke looks a bit different to the upstroke, with the inverted MCK it seems to exhibit a more similar shape on the up and down.
|
![]() |
![]() |
#1614 | |
diyAudio Member
Join Date: Aug 2008
|
Quote:
Can you observe any significant differences in the profiles? |
|
![]() |
![]() |
#1615 | |
diyAudio Member
|
Quote:
![]() Ian
__________________
gitHub:https://github.com/iancanada/DocumentDownload GB2017:http://www.diyaudio.com/forums/group...ml#post5111232 |
|
![]() |
![]() |
#1616 |
Master Burner
Join Date: Dec 2002
Location: San Francisco, California
|
You see, and guys with AP will say I wish I have LeCroy, hahaha.
![]() Does your scope has FFT feature? It might be manual process, but with good signal generator, you might be able to record and than read various Fqs.
__________________
www.burningamp.com |
![]() |
![]() |
#1617 |
diyAudio Member
Join Date: Oct 2009
Location: Brisbane, Australia
|
I fear the problem he'll encounter is the depth of the noise floor =)
|
![]() |
![]() |
#1618 |
diyAudio Member
Join Date: Feb 2009
Location: Brisbane, Australia
|
I'm still waiting for qusp to buy an AP so I can borrow it
![]() |
![]() |
![]() |
#1619 |
diyAudio Member
|
Me too
![]() Ian
__________________
gitHub:https://github.com/iancanada/DocumentDownload GB2017:http://www.diyaudio.com/forums/group...ml#post5111232 |
![]() |
![]() |
#1620 | |
diyAudio Member
|
Quote:
![]() Ian
__________________
gitHub:https://github.com/iancanada/DocumentDownload GB2017:http://www.diyaudio.com/forums/group...ml#post5111232 Last edited by iancanada; 5th December 2012 at 12:39 AM. |
|
![]() |
![]() |
Thread Tools | Search this Thread |
|
|
![]() |
||||
Thread | Thread Starter | Forum | Replies | Last Post |
XMOS-based Asynchronous USB to I2S interface | Lorien | Digital Line Level | 3175 | 1st April 2018 04:24 PM |
exaU2I - Multi-Channel Asynchronous USB to I2S Interface | exa065 | exaDevices | 1400 | 19th December 2017 07:46 AM |
DAC chip selection + I2S jitter questions | drwho9437 | Digital Line Level | 2 | 26th July 2010 12:50 PM |
Simple FIFO to I2S CPLD, for MCU players / reclocking | KOON3876 | Digital Line Level | 21 | 19th September 2008 04:00 PM |
asynchronous reclocking and low jitter clocks | ash_dac | Digital Source | 3 | 8th February 2005 09:22 AM |
New To Site? | Need Help? |