24 bit ADC interfacing with ARM using I2S - diyAudio
Go Back   Home > Forums > Source & Line > Digital Line Level

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 4th February 2009, 06:16 AM   #1
diyAudio Member
 
Join Date: Nov 2008
Default 24 bit ADC interfacing with ARM using I2S

hi,
i want to interface 24 bit ADC interfacing with ARM using I2S protocol. i am using ADC CS5361.if i shall enable 32 bit word width. then how can it read 24 bit data.because it will change WS after recieving 32 bit data.but ADC will give 24 bit after that it expected that WS should be changed to show 24 bit data of another channel.
how can i manage this problem?
Kindly help me.
i will be grateful for your help.
Thanks
  Reply With Quote
Old 6th February 2009, 01:58 AM   #2
diyAudio Member
 
FastEddy's Avatar
 
Join Date: Jun 2006
Location: North Californie
I'm sure you have already seen the "evaluation board" data sheet: http://www.cirrus.com/en/pubs/rdData...cs5361eb-4.pdf

" ... .because it will change WS after receiving 32 bit data ..."

You may have to address this to Cirrus Logic ... I may have missed something ... the output is digital 24 bit and the device "receives" analog ... Maybe I should read more ...

I just received an "evaluation kit" from TI ( 24 bit ADC from single or multi channel input = http://focus.ti.com/docs/toolsw/fold...71evm-pdk.html ) and of course there are several ways to program it for the optional outputs, etc. ...
  Reply With Quote
Old 20th June 2009, 03:37 PM   #3
diyAudio Member
 
Join Date: Nov 2008
Default problem in i2s

first of all thanks for reply.

I am using CS5361 for picking data from left and right channel using I2S protocol of LPC2378. but for testing purpose, i have made left channel ground and applying analog signal on right channel to check conflict in data picking. i have found that when i am picking data. ocassionally i shows data oon left channel. while i am not giving any data on left channel. I am operating CS5361 with following settings
MCLK=12Mhz
LRCLK=46.875khz.
in single speed mode.
why it shows, why this shows this kind of error. if i am operating CS5361 in double speed mode. then data conflict between right and left channel increases.

how can i avoid this problem.
Regards
Sukhdeep Singh.
  Reply With Quote

Reply


Hide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Interfacing the I2S bus to an Atmel Daryl Digital Line Level 15 25th January 2009 09:39 AM
3.3v to 5v CMOS interfacing Zodiac Digital Source 9 15th May 2006 10:11 PM
PCM1733 Interfacing poynton Digital Source 6 3rd February 2006 06:29 PM
Interfacing external SRAM kostix Digital Source 8 1st June 2005 07:49 PM
Interfacing to TDA1543A Ian Wilson Parts 0 13th November 2004 09:17 PM


New To Site? Need Help?

All times are GMT. The time now is 08:47 PM.


vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2014 DragonByte Technologies Ltd.
Copyright 1999-2014 diyAudio

Content Relevant URLs by vBSEO 3.3.2