I2s splitter for 48fs - diyAudio
Go Back   Home > Forums > Source & Line > Digital Line Level

Digital Line Level DACs, Digital Crossovers, Equalizers, etc.

Please consider donating to help us continue to serve you.

Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving
Reply
 
Thread Tools Search this Thread
Old 15th December 2008, 08:45 PM   #1
diyAudio Member
 
Join Date: Jul 2005
Location: Zürich, Switzerland
Unhappy I2s splitter for 48fs

Hello
I've been pondering for quite a while now, and have been searching the digital section intensively but have not found what i was looking for:

Which IC's do I have to use for splitting a cd-pro2 i2s signal at 48fs to L-/L+ R-/R+ balanced signal.

There are quite some pcb's and ciruits described for 64fs and 32fs, but not for 48fs. The overall process is the same for 48fs, but I am not able to find a simple 24-bit shift register anywhere. I've found a variable bit shift register, but this needs a circuit to set it to a 24-bit delay.

Does anybody have built such a i2s-splitter?

And I do really care for the balanced signal as I have bought two TDA1541A S2 about 6 year ago that i like to use.

Any help or suggestion is appreciated!!!

Martin
  Reply With Quote
Old 15th December 2008, 09:10 PM   #2
guido is offline guido  Netherlands
diyAudio Member
 
guido's Avatar
 
Join Date: Mar 2002
Location: diepe zuiden
cascade three 8 bit registers.

Or sell me the S2's
__________________
GuidoB
  Reply With Quote
Old 12th September 2010, 07:38 PM   #3
noyan is offline noyan  Turkey
diyAudio Member
 
Join Date: May 2004
Location: istanbul
Send a message via Yahoo to noyan
I am looking for i2s splitter circuit as well but found nothing!
  Reply With Quote
Old 18th September 2010, 08:37 AM   #4
diyAudio Member
 
-ecdesigns-'s Avatar
 
Join Date: May 2006
Hi martinjufer,

I2S splitters are a bit more complicated than just using a shift register. One needs to make sure that the correct samples are combined, status of WS with respect to the delayed data is correct, and BCK has correct timing.

The principle is fairly simple, use delays for the DATA signal and select the desired delayed I2S stream (L / R) by using multiplexers (digital switches). Suitable multiplexer could be SN74HC157. This way, channels can be "ligned-up" to achieve L and R I2S streams.

For 44.1 / 16 NOS there is the CD4517 from TI (2 x 64 bits shift register with 16 bit taps). One can add 8 bit shift-registers of the same logic series for creating multiples of 24 bit delay. For higher bit clock rates use 8-bit registers like 74HC164.

I always use delayed DATA signals exclusively in order to maintain correct alighment of all derived DATA signals with respect to BCK and WS.

Depending on 32, 48, or 64 bits / frame, different delay factors are required for correct alignment.

Possible setup for L / L and R / R outputs for 48 bits / frame source:

Left channel DATA,

WS=0 > MUX for left channel DATA connects to input DATA delayed by 48
WS=1 > MUX for left channel DATA connects to input DATA delayed by 72

Right channel DATA,

WS=0 > MUX for right channel DATA connects to input DATA delayed by 24
WS=1 > MUX for right channel DATA connects to input DATA delayed by 48

This would require 1 x CD4517 (2 x 64-bit shift register with taps at 16 bits), 1 x HC157 (MUX), 3 x 74HC164 (8-bit shift register).

The 8-bit shift-registers are connected to 16 bit delay outputs to achieve multiples of 24 bit delays.

For faster splitter you would require 9 x 74HC164 to create 3 x 24 bit delay.

WS doesn't need to be inverted due to the correct delay factors, BCK might need to be inverted (fast 74HC164 registers).

It's handy to use a test track with L / R channel test in order to verify correct operation.


This splitter uses the TDA1541A in dual-mono mode, meaning both outputs of the same chip output the same channel:

Chip #1: L, L
Chip #2: R, R

This keeps the output signal fairly clean (paralleling 2 matched DACs on the same substrate) and eliminates L/R channel amplitude differences. One could even use 2 free-running DEM clocks (470pF capacitor on each TDA1541A) as each TDA1541A can be viewed as a separate converter.

The splitter could be modified by adding an inverter to one of the inputs of each MUX. This would create L, /L and R, /R for balanced mode.
  Reply With Quote
Old 14th November 2010, 05:22 PM   #5
diyAudio Member
 
Join Date: Apr 2008
Default splitting two TDA5141A's

Hello John

What are the benefits in splitting i2s and using two TDA5141A's like this in mono mode left and right ?

Last edited by paul_peraic; 14th November 2010 at 05:29 PM.
  Reply With Quote

Reply


Hide this!Advertise here!
Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
CD-Pro2 I2S 48fs output to 64fs - how to...? cartman Digital Line Level 1 11th November 2008 08:57 PM
Active splitter PCB jessestack Vendor's Bazaar 0 31st July 2007 02:02 PM
VGA splitter Rookie Parts 1 17th September 2004 03:54 PM
Where can I find a splitter? Ric_LV Analogue Source 4 4th August 2004 01:07 PM


New To Site? Need Help?

All times are GMT. The time now is 04:03 PM.


vBulletin Optimisation provided by vB Optimise (Pro) - vBulletin Mods & Addons Copyright © 2014 DragonByte Technologies Ltd.
Copyright ©1999-2014 diyAudio

Content Relevant URLs by vBSEO 3.3.2