|
|||||||
| Home | Forums | Rules | Articles | Store | Gallery | Blogs | Register | Donations | FAQ | Calendar | Search | Today's Posts | Mark Forums Read | Search |
| Digital Line Level DACs, Digital Crossovers, Equalizers, etc. |
  |
|
|
|
Please consider donating to help us continue to serve you.
Ads on/off / Custom Title / More PMs / More album space / Advanced printing & mass image saving |
 |
|
|
Thread Tools | Search this Thread |
19th September 2008, 04:00 PM
|
#22 |
|
diyAudio Member
Join Date: Nov 2006
|
This is 44.1kHz / 16bit / Stereo.
Your MCU have to supply this data rate continuously. Please see my other project, "Ultimate Source", it uses dsPIC MCU to supply PCM data from SD card. In this project I used internal serial module to make I2S signal, but it can be changed to general IO. |
|
|
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Decoder output: how jittery, worth reclocking? And "double" reclocking | hollowman | Digital Source | 0 | 17th July 2009 01:39 PM |
| cdm12 fifo digital out | purer | Digital Source | 1 | 31st March 2007 07:18 PM |
| Using large buffer FIFO on SPDIF fed DAC | wa2ise | Digital Source | 8 | 2nd February 2006 03:43 PM |
| CPLD based DIY Pre-Amp and display Kit (PGA2310) | solomon2773 | Swap Meet | 0 | 3rd June 2005 05:12 AM |
| CPLD vs. uC for PGA2310 | ajm8372 | Solid State | 6 | 20th January 2004 10:40 PM |
| New To Site? | Need Help? |
