Difference between boot strap and level shift

Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.
Ok, so a level shift is not necessary to drive the upper transistor, the boot strap is? And a level shift might also be needed in some cases? I'm sorry it's a bit hard to understand, all these English terms.. If anyone has time and wants, a picture might help. Sorry for being slow.
 
Electric signals (voltages) only make sense when referenced to a known potential, usually ground but not always.

To level shift a signal means to create a perfect copy of that signal but referenced to another potential and optionally with some gain or attenuation.

In most class D amplifiers, the first level shifting that usually takes place consists in creating a copy of the ground-referenced PWM signal, usually 0-5V, but referenced to the negative supply rail (-Vcc, so it becomes -Vcc to -Vcc+5V).

The second level shifting that usually takes place involves converting the -Vcc referenced 0-5V PWM signal into two 0-12V (typ.) complimentary signals to drive the N-channel output MOSFET, one of them again referenced to -Vcc and the other referenced to the switching node, which is no longer a simple task (because the potential at the switching node changes very fast from -Vcc to +Vcc and back on every switching event, resulting in self disturbance easily).

Bootstrapping in class D is used to keep the gate driver of the high-side N-channel MOSFET powered. A virtual 12V (typ.) power supply rail referenced to the switching node is created that way. While the low side MOSFET is turned on, a capacitor is charged to 12V (typ.) through a diode, then this capacitor keeps the high side driver powered when it's on. That cap should be sized right (accounting for voltage drop due to discharge between one charge period and the next).
 
It depends on what is the potential difference.
consider that this stage is critical for the transient response, and then must work with low load resistances. this (depending on the voltage difference that must absorb) the energy will dissipate.

Translation (with some gap filling):

The transient response of the level shift stage is important because it determines class D distortion to some extent. Delay must be made as independent from pulse width and the history of previous pulses as possible.

In transistor based level shift stages the power dissipated has to be considered, since a fast response demands a low collector load resistance and a few milliamperes of current. On the other hand, the voltage drop across the level shift transistor can be quite high, but a power transistor is not usually suitable because it's slower than a small-signal transistor.
 
Status
This old topic is closed. If you want to reopen this topic, contact a moderator using the "Report Post" button.