



ADC Interface
 ADAU1442 drives in Master Mode, ADC operates in slave mode
 MCLK = output, 12.288MHz (256fs)
 LRCLK = output
 SCLK = output
 SDOUT = input
 VA = 5VDC Analogue
 VL = 3.3V digital for I/O



Common DVDD_3.3
 Common CDATA for all devices
 Common CCLK for all devices
 ADC COUT
 ADC Chip Select
 Common Reset



Buffered MCL drive for ADC and DACs



Channel 2 P2
 -ve Analogue Supply -9V
 +ve analogue supply +9V
 VA = 5VDC Analogue
 Common DVDD_3.3
 Out Port 2 uses Clk11
 Out Port 2 uses CLK11
 Buffered MCLK
 Common CDATA
 Common CCLK
 DAC2 COUT
 DAC2 Chip Sel
 Global Reset

Channel 3 P4
 -ve Analogue Supply -9V
 +ve analogue supply +9V
 VA = 5VDC Analogue
 Common DVDD_3.3
 Out Port 3 uses Clk3
 Out Port 3 uses CLK3
 Buffered MCLK
 Common CDATA
 Common CCLK
 DAC3 COUT
 DAC3 Chip Sel
 Global Reset

Channel 0 P5
 -ve Analogue Supply -9V
 +ve analogue supply +9V
 VA = 5VDC Analogue
 Common DVDD_3.3
 Out Port 0 uses Clk9
 Out Port 0 uses CLK9
 Buffered MCLK
 Common CDATA
 Common CCLK
 DAC0 COUT
 DAC0 Chip Sel
 Global Reset

Channel 1 P6
 -ve Analogue Supply -9V
 +ve analogue supply +9V
 VA = 5VDC Analogue
 Common DVDD_3.3
 Out Port 1 uses Clk10
 Out Port 1 uses CLK10
 Buffered MCLK
 Common CDATA
 Common CCLK
 DAC1 COUT
 DAC1 Chip Sel
 Global Reset

Title		
Size	Number	Revision
A3		
Date:	11/20/2012	Sheet of
File:	C:\Users\...CODEC and DSP.Sch	Drawn By