



Figure 2. Schematic diagram of the added protection circuitry and offset compensation circuit.