

PWRLITE LD1107N

High Performance N-Channel Vertical *POWERJFET™* Transistor

Features

- ❖ Trench Power JFET with low threshold voltage V_{th} .
- ❖ Device fully “ON” with $V_{gs} = 0.7V$
- ❖ Optimum for “High Side” Buck Converters
- ❖ Optimized for Secondary Rectification in isolated DC-DC
- ❖ Low R_g and low C_{ds} for high speed switching
- ❖ No “Body Diode”; extremely low C_{ds}



Applications

- ❖ VGA and Graphic Cards for stand-by operation
- ❖ DDR, SDRAM for stand-by operation Power Supply
- ❖ DC-DC Converters
- ❖ Synchronous Rectifiers
- ❖ PC Motherboard Converters
- ❖ Step-down power supplies
- ❖ Brick Modules
- ❖ VRM Modules

Description

The Power JFET transistor from Lovoltech is a device that presents a Low $R_{ds(on)}$ allowing for improved efficiencies in DC-DC switching applications. The device is designed with a low threshold such that drivers can operate at 5V, which reduces the driver power dissipation and increases the overall efficiency. Lower threshold produces faster turn-on/turn-off, which minimizes the required dead time. The transistor “No Body Diode” provides a very low associated parasitic capacitance C_{ds} . Ringing is also reduced so that a lower voltage device may be a better solution.

DPAK Pin Assignments



**Enhanced
N – Channel Power JFET**

Pin Definitions

Pin Number	Pin Name	Pin Function Description	Typical Product Summary		
			V_{DS} (V)	$R_{ds(on)}$ (Ω)	I_D (A)
			20V	0.008	15
1	Gate	Gate. Transistor Gate			
2	Drain	Drain. Transistor Drain			
3	Source	Source. Transistor Source			

Absolute Maximum Ratings

Parameter	Symbol	Ratings	Units
Drain-Source Voltage	V_{DS}	15	V
Gate-Source Voltage	V_{GS}	-10	V
Gate-Drain Voltage	V_{GD}	-20	V
Continuous Drain Current	I_D	25	A
Pulsed Drain Current	I_D	40	A
Junction Temperature	T_J	-55 to 150°C	°C
Storage Temperature	T_{STG}	-65 to 150°C	°C
Lead Soldering Temperature, 10 seconds	T	260°C	°C
Power Dissipation (Derated at 25°C)	P_D	40	W



Thermal Resistance

Symbol	Parameter		DPAK Ratings		Units
$R\Theta_{JA}$	Thermal Resistance Junction-to-Ambient		60		°C/W
$R\Theta_{JC}$	Thermal Resistance Junction-to-Case		3		°C/W

Electrical Specifications

($T_A = +25^\circ\text{C}$, unless otherwise noted.)

The ϕ denotes a specification which apply over the full operating temperature range.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
Static						
BV_{DSX}	Breakdown Voltage Drain to Source	$I_D = 0.5\text{ mA}$ $V_{GS} = 0\text{ V}$	15	20		V
BV_{GDO}	Breakdown Voltage Gate to Drain	$I_G = -50\mu\text{A}$		-24	-20	V
BV_{GSO}	Breakdown Voltage Gate to Source	$I_G = -50\mu\text{A}$		-12	-10	V
$R_{DS(ON)}$	Static Drain to Source ¹ On Resistance (Current flows drain-to-source) See Fig. 1	$I_G = 100\text{ mA}$, $I_D = +10\text{A}$ $I_G = 40\text{ mA}$, $I_D = +10\text{A}$		8 10	10 15	$m\Omega$ $m\Omega$
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = 0.1\text{ V}$, $I_D = 250\mu\text{A}$	250	380	450	mV
$TC_{V_{GS(TH)}}$	Gate Threshold Voltage Temperature Coefficient			-2.7		$mV/^\circ\text{C}$
Dynamic						
Q_G	Total Gate Charge	$\Delta V_{Drive} = 3\text{V}$, $I_D = 10\text{A}$, $V_{DS} = 15\text{V}$		9		nC
Q_{GD}	Gate to Drain Charge	V_{DS} from 13.5V to 1.5V		4.4		nC
Q_{GS}	Gate to Source Charge	V_{GS} from -2.0V to +0.35V		3.4		nC
Q_{SW}	Switching Charge	V_{GS} from +0.35V to $V_{DS} = 1.5\text{V}$		5.4		nC
R_G	Gate Resistance			2.0		Ω
$T_{D(ON)}$	Turn-on Delay Time	$V_{DD} = 15\text{V}$, $I_D = 15\text{A}$ $V_{Drive} = 5\text{ V}$ Resistive Load		3.3		ns
T_R	Rise Time			14.4		
$T_{D(OFF)}$	Turn-off Delay					
T_F	Fall Time					
C_{ISS}	Input Capacitance	$V_{DS} = 10\text{V}$, $V_{GS} = -5\text{ V}$, 1MHz.		1350		pF
C_{OSS}	Output Capacitance			270		
C_{GS}	Gate-Source Capacitance			1085		
$C_{GD} = C_{RSS}$	Gate-Drain Capacitance			270		
C_{DS}	Drain-Source Capacitance			5		

Notes:

1. Pulse width $\leq 500\mu\text{s}$, duty cycle $\leq 2\%$

Typical Operating Characteristics

($T_A = +25^\circ\text{C}$, unless otherwise noted.)




Figure 1 – $R_{DS(on)}$ vs Gate Current at $I_D = 10\text{A}$




Figure 2 – Total Gate Charge




Figure 3 – Breakdown Voltage V_{ds} vs I_d




Figure 4 – Capacitance vs Drain Voltage V_{ds}




Figure 5 – I_G vs Gate Voltage V_{GS}




Figure 6 – Typical Gate Voltage Characteristic